Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SN74ALS112AD Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
No. de pieza SN74ALS112AD
Descripción Electrónicos  DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ALS112AD Datasheet(HTML) 3 Page - Texas Instruments

  SN74ALS112AD Datasheet HTML 1Page - Texas Instruments SN74ALS112AD Datasheet HTML 2Page - Texas Instruments SN74ALS112AD Datasheet HTML 3Page - Texas Instruments SN74ALS112AD Datasheet HTML 4Page - Texas Instruments SN74ALS112AD Datasheet HTML 5Page - Texas Instruments SN74ALS112AD Datasheet HTML 6Page - Texas Instruments SN74ALS112AD Datasheet HTML 7Page - Texas Instruments SN74ALS112AD Datasheet HTML 8Page - Texas Instruments SN74ALS112AD Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
SN54ALS112A, SN74ALS112A
DUAL JK NEGATIVEEDGETRIGGERED FLIPFLOPS
WITH CLEAR AND PRESET
SDAS199A − APRIL 1982 − REVISED DECEMBER 1994
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
recommended operating conditions
SN54ALS112A
SN74ALS112A
UNIT
MIN
NOM
MAX
MIN
NOM
MAX
UNIT
VCC
Supply voltage
4.5
5
5.5
4.5
5
5.5
V
VIH
High-level input voltage
2
2
V
VIL
Low-level input voltage
0.7
0.8
V
IOH
High-level output current
− 0.4
− 0.4
mA
IOL
Low-level output current
4
8
mA
fclock
Clock frequency
0
25
0
30
MHz
PRE or CLR low
15
10
tw
Pulse duration
CLK high
20
16.5
ns
tw
Pulse duration
CLK low
20
16.5
ns
tsu
Setup time before CLK
Data
25
22
ns
tsu
Setup time before CLK
PRE or CLR inactive
22
20
ns
th
Hold time after CLK
Data
0
0
ns
TA
Operating free-air temperature
−55
125
0
70
°C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54ALS112A
SN74ALS112A
UNIT
PARAMETER
TEST CONDITIONS
MIN
TYP†
MAX
MIN
TYP†
MAX
UNIT
VIK
VCC = 4.5 V,
II = −18 mA
−1.5
−1.5
V
VOH
VCC = 4.5 V to 5.5 V,
IOH = − 0.4 mA
VCC −2
VCC −2
V
VOL
VCC = 4.5 V
IOL = 4 mA
0.25
0.4
0.25
0.4
V
VOL
VCC = 4.5 V
IOL = 8 mA
0.35
0.5
V
II
J, K, or CLK
VCC = 5.5 V,
VI = 7 V
0.1
0.1
mA
II
PRE or CLR
VCC = 5.5 V,
VI = 7 V
0.2
0.2
mA
IIH
J, K, or CLK
VCC = 5.5 V,
VI = 2.7 V
20
20
A
IIH
PRE or CLR
VCC = 5.5 V,
VI = 2.7 V
40
40
µA
IIL
J, K, or CLK
VCC = 5.5 V,
VI = 0.4 V
− 0.2
− 0.2
mA
IIL
PRE or CLR
VCC = 5.5 V,
VI = 0.4 V
− 0.4
− 0.4
mA
IO‡
VCC = 5.5 V,
VO = 2.25 V
−20
−112
−30
−112
mA
ICC
VCC = 5.5 V,
See Note 1
2.5
4.5
2.5
4.5
mA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.
NOTE 1: ICC is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.


Número de pieza similar - SN74ALS112AD

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ALS112AD TI-SN74ALS112AD Datasheet
96Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74ALS112ADR TI-SN74ALS112ADR Datasheet
96Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

Descripción similar - SN74ALS112AD

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
logo
Texas Instruments
SN54ALS112A TI-SN54ALS112A Datasheet
96Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS112 HITACHI-HD74LS112 Datasheet
76Kb / 7P
   Dual J-K Negative-edge-triggered Flip-Flops(with Preset and Clear)
logo
Texas Instruments
SN54HC112 TI1-SN54HC112_14 Datasheet
610Kb / 18P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112 TI-CD54AC112_06 Datasheet
336Kb / 11P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
CD54AC112 TI-CD54AC112 Datasheet
331Kb / 6P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54HC112 TI-SN54HC112 Datasheet
445Kb / 14P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com