Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SN74ABT3613-20PQ Datasheet(PDF) 9 Page - Texas Instruments

No. de pieza SN74ABT3613-20PQ
Descripción Electrónicos  CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ABT3613-20PQ Datasheet(HTML) 9 Page - Texas Instruments

Back Button SN74ABT3613-20PQ Datasheet HTML 5Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 6Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 7Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 8Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 9Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 10Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 11Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 12Page - Texas Instruments SN74ABT3613-20PQ Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 35 page
background image
SN74ABT3613
64
× 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
WITH BUS MATCHING AND BYTE SWAPPING
SCBS128F – JULY 1992 – REVISED APRIL 1998
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
almost-empty flag (AE)
The FIFO AE flag is synchronized to the port clock that reads data from its array (CLKB). The almost-empty state
is defined by the value of the AF and AE offset register (X). This register is loaded with one of four preset values
during a device reset (see
reset). An AE flag is low when the FIFO contains X or fewer long words in memory
and is high when the FIFO contains (X + 1) or more long words.
Two low-to-high transitions of CLKB are required after a FIFO write for the AE flag to reflect the new level of
fill; therefore, the AE flag of a FIFO containing (X + 1) or more long words remains low if two CLKB cycles have
not elapsed since the write that filled the memory to the (X + 1) level. An AE flag is set high by the second
low-to-high transition of CLKB after the FIFO write that fills memory to the (X + 1) level. A low-to-high transition
of CLKB begins the first synchronization cycle if it occurs at time tsk2, or greater, after the write that fills the FIFO
to (X + 1) long words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle
(see Figure 11).
almost-full flag (AF)
The FIFO AF flag is synchronized to the port clock that writes data to its array (CLKA). The almost-full state is
defined by the value of the AF and AE offset register (X). This register is loaded with one of four preset values
during a device reset (see
reset). An AF flag is low when the FIFO contains (64 – X) or more long words in
memory and is high when the FIFO contains [64 – (X + 1)] or less long words.
Two low-to-high transitions of CLKA are required after a FIFO read for the AF flag to reflect the new level of fill;
therefore, the AF flag of a FIFO containing [64 – (X + 1)] or fewer words remains low if two CLKA cycles have
not elapsed since the read that reduced the number of long words in memory to [64 – (X + 1)]. An AF flag is
set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of long words
in memory to [64 – (X + 1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs
at time tsk2, or greater, after the read that reduces the number of long words in memory to [64 – (X + 1)].
Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 12).
mailbox registers
Two 36-bit bypass registers (mail1, mail2) are on board the SN74ABT3613 to pass command and control
information between port A and port B without putting it in queue. A low-to-high transition on CLKA writes
A0–A35 data to the mail1 register when a port-A write is selected by CSA, W/RA, and ENA, and MBA is high.
A low-to-high transition on CLKB writes B0–B35 data to the mail2 register when a port-B write is selected by
(CSB, W/RB, and ENB) and both SIZ0 and SIZ1 are high. Writing data to a mail register sets the corresponding
flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while the mail flag is low.
When the port-B data outputs (B0–B35) are active, the data on the bus comes from the FIFO output register
when either one or both SIZ1 and SIZ0 are low and from the mail1 register when both SIZ1 and SIZ0 are high.
The mail1 register flag (MBF1) is set high by a rising CLKB edge when a port-B read is selected by CSB, W/RB,
and ENB, and both SIZ1 and SIZ0 are high. The mail2 register flag (MBF2) is set high by a rising CLKA edge
when a port-A read is selected by CSA, W/RA, and ENA and MBA is high. The data in the mail register remains
intact after it is read and changes only when new data is written to the register.


Número de pieza similar - SN74ABT3613-20PQ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ABT3613 TI-SN74ABT3613 Datasheet
460Kb / 32P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3613PCB TI-SN74ABT3613PCB Datasheet
460Kb / 32P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3613PQ TI-SN74ABT3613PQ Datasheet
460Kb / 32P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
More results

Descripción similar - SN74ABT3613-20PQ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ABT3613 TI-SN74ABT3613 Datasheet
460Kb / 32P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3614 TI-SN74ABT3614 Datasheet
636Kb / 41P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN54ABT3614 TI-SN54ABT3614 Datasheet
646Kb / 42P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY WITH BUS MATCHING AND BYTE SWAPPING
SN74ABT3611 TI1-SN74ABT3611_05 Datasheet
459Kb / 29P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7882-20FN TI1-SN74ACT7882-20FN Datasheet
254Kb / 18P
[Old version datasheet]   CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI1-SN74ABT3612_15 Datasheet
521Kb / 34P
[Old version datasheet]   CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7801 TI1-SN74ACT7801 Datasheet
279Kb / 19P
[Old version datasheet]   1024x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI1-SN54ABT7819_13 Datasheet
315Kb / 22P
[Old version datasheet]   CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT7813-40DLR TI-SN74ACT7813-40DLR Datasheet
396Kb / 18P
[Old version datasheet]   64 x18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7805 TI1-SN74ALVC7805_09 Datasheet
416Kb / 18P
[Old version datasheet]   LOW-POWER CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com