Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SN74ALVC3641 Datasheet(PDF) 6 Page - Texas Instruments

No. de pieza SN74ALVC3641
Descripción Electrónicos  SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ALVC3641 Datasheet(HTML) 6 Page - Texas Instruments

Back Button SN74ALVC3641 Datasheet HTML 2Page - Texas Instruments SN74ALVC3641 Datasheet HTML 3Page - Texas Instruments SN74ALVC3641 Datasheet HTML 4Page - Texas Instruments SN74ALVC3641 Datasheet HTML 5Page - Texas Instruments SN74ALVC3641 Datasheet HTML 6Page - Texas Instruments SN74ALVC3641 Datasheet HTML 7Page - Texas Instruments SN74ALVC3641 Datasheet HTML 8Page - Texas Instruments SN74ALVC3641 Datasheet HTML 9Page - Texas Instruments SN74ALVC3641 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 29 page
background image
SN74ALVC3631, SN74ALVC3641, SN74ALVC3651
512
× 36, 1024 × 36, 2048 × 36
SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SDMS025B – OCTOBER 1999 – REVISED JUNE 2000
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
I/O
DESCRIPTION
W/RA
I
Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for
a low-to-high transition of CLKA. The A0–A35 outputs are in the high-impedance state when W/RA is high.
W/RB
I
Port-B write/read select. A low on W/RB selects a write operation and a high selects a read operation on port B for
a low-to-high transition of CLKB. The B0–B35 outputs are in the high-impedance state when W/RB is low.
detailed description
reset
The SN74ALVC3631/41/51 are reset by taking the reset (RST) input low for at least four port-A clock (CLKA)
and four port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks.
A reset initializes the memory-read and-write pointers and forces the IR flag low, the OR flag high, the AE flag
low, and the AF flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO
is reset, IR is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power
up before data is written to its memory.
almost-empty flag and almost-full flag offset programming
Two registers in the SN74ALVC3631/41/51 are used to hold the offset values for the AE and AF flags. The AE
flag offset register is labeled X, and the AF flag offset register is labeled Y. The offset registers can be loaded
with a value in three ways: one of two preset values is loaded into the offset registers, parallel load from port
A, or serial load. The offset-register-programming mode is chosen by the flag select (FS1, FS0) inputs during
a low-to-high transition on RST (see Table 1).
Table 1. Flag Programming
FS1
FS0
RST
X AND Y REGISTERS†
H
H
Serial load
H
L
64
L
H
8
L
L
Parallel load from port A
† X register holds the offset for AE; Y register holds the
offset for AF.
preset values
If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of an RST low-to-high transition according to
Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is
necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.
parallel load from port A
To program the X and Y registers from port A, the device is reset with FS0 and FS1 low during the low-to-high
transition of RST. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA.
The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X.
Each offset register of the SN74ALVC3631/41/51 uses port-A inputs (A10–A0). The highest number input is
used as the most-significant bit of the binary number in each case. Each register value can be programmed from
1 to 508 (SN74ALVC3631), 1 to 1020 (SN74ALVC3641), and 1 to 2044 (SN74ALVC3651). After both offset
registers are programmed from port A, subsequent FIFO writes store data in the SRAM.


Número de pieza similar - SN74ALVC3641

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ALVC3641 TI-SN74ALVC3641 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
More results

Descripción similar - SN74ALVC3641

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
SN74ACT72211L15RJ TI-SN74ACT72211L15RJ Datasheet
305Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN FIRST-OUT MEMORIES
SN74ACT72211L TI1-SN74ACT72211L Datasheet
327Kb / 21P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3631 TI-SN74ALVC3631 Datasheet
448Kb / 28P
[Old version datasheet]   SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT7203L TI1-SN74ACT7203L Datasheet
327Kb / 22P
[Old version datasheet]   ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74V263 TI1-SN74V263_09 Datasheet
824Kb / 52P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V263-EP TI1-SN74V263-EP Datasheet
702Kb / 49P
[Old version datasheet]   3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
logo
Fairchild Semiconductor
AM3341 FAIRCHILD-AM3341 Datasheet
407Kb / 6P
   64 x 4 BITS FIRST-IN FIRST-OUT MEMORIES
logo
Texas Instruments
SN54LS224A TI1-SN54LS224A Datasheet
355Kb / 13P
[Old version datasheet]   16 횞 4 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES WITH 3-STATE OUTPUTS
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
logo
List of Unclassifed Man...
TDC1030 ETC1-TDC1030 Datasheet
226Kb / 14P
   FIRST-IN FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com