Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Si5347B-D-GM Datasheet(PDF) 4 Page - Silicon Laboratories

No. de pieza Si5347B-D-GM
Descripción Electrónicos  Dual/Quad DSPLL Any-Frequency, Any-Output Jitter Attenuators
Download  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  SILABS [Silicon Laboratories]
Página de inicio  http://www.silabs.com
Logo SILABS - Silicon Laboratories

Si5347B-D-GM Datasheet(HTML) 4 Page - Silicon Laboratories

  Si5347B-D-GM Datasheet HTML 1Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 2Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 3Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 4Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 5Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 6Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 7Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 8Page - Silicon Laboratories Si5347B-D-GM Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 55 page
background image
3. Functional Description
The Si5347 takes advantage of Silicon Labs’ 4th generation DSPLL technology to offer the industry’s most integrated and flexible jitter
attenuating clock generator solution. Each of the DSPLLs operate independently from each other and are controlled through a common
serial interface. Each DSPLL has access to any of the four inputs (IN0 to IN3) with manual or automatic input selection. Any of the
output clocks (OUT0 to OUT7) can be configured to any of the DSPLLs using a flexible crosspoint connection. The Si5346 is a smaller
form factor dual DSPLL version with four inputs and four outputs.
3.1 Frequency Configuration
The frequency configuration for each of the DSPLLs is programmable through the serial interface and can also be stored in non-volatile
memory. The combination of fractional input dividers (Pn/Pd), fractional frequency multiplication (Mn/Md), and integer output division
(Rn) allows each of the DSPLLs to lock to any input frequency and generate virtually any output frequency. All divider values for a spe-
cific frequency plan are easily determined using the ClockBuilder Pro utility.
3.2 DSPLL Loop Bandwidth
The DSPLL loop bandwidth determines the amount of input clock jitter attenuation. Register-configurable DSPLL loop bandwidth set-
tings in the range of 0.1 Hz to 4 kHz are available for selection for each of the DSPLLs. Since the loop bandwidth is controlled digitally,
each of the DSPLLs will always remain stable with less than 0.1 dB of peaking regardless of the loop bandwidth selection.
3.2.1 Fastlock Feature
Selecting a low DSPLL loop bandwidth (e.g. 0.1 Hz) will generally lengthen the lock acquisition time. The fastlock feature allows setting
a temporary Fastlock Loop Bandwidth that is used during the lock acquisition process. Higher fastlock loop bandwidth settings will ena-
ble the DSPLLs to lock faster. Fastlock Loop Bandwidth settings in the range of 100 Hz to 4 kHz are available for selection. Once lock
acquisition has completed, the DSPLL’s loop bandwidth will automatically revert to the DSPLL Loop Bandwidth setting, as described in
Section 3.2 DSPLL Loop Bandwidth. The fastlock feature can be enabled or disabled independently for each of the DSPLLs.
3.3 Modes of Operation
Once initialization is complete, each of the DSPLLs operates independently in one of four modes: Free-run Mode, Lock Acquisition
Mode, Locked Mode, or Holdover Mode. A state diagram showing the modes of operation is shown in Figure 3.1 Modes of Operation
on page 4. The following sections describe each of these modes in greater detail.
3.3.1 Initialization and Reset
Once power is applied, the device begins an initialization period where it downloads default register values and configuration data from
NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initializa-
tion period is complete. No clocks will be generated until the initialization is complete. There are two types of resets available. A hard
reset is functionally similar to a device power-up. All registers will be restored to the values stored in NVM, and all circuits will be re-
stored to their initial state including the serial interface. A hard reset is initiated using the RSTb pin or by asserting the hard register
reset bit. A soft reset bypasses the NVM download. It is simply used to initiate register configuration changes. A hard reset affects all
DSPLLs, while a soft reset can either affect all or each DSPLL individually.
Si5347/46 Rev D Data Sheet
Functional Description
silabs.com | Smart. Connected. Energy-friendly.
Rev. 1.0 | 3


Número de pieza similar - Si5347B-D-GM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Skyworks Solutions Inc.
SI5347B-D-GM SKYWORKS-SI5347B-D-GM Datasheet
879Kb / 56P
   Dual/Quad DSPLL™ Any-Frequency, Any-Output Jitter Attenuators
Rev. 1.1
More results

Descripción similar - Si5347B-D-GM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Silicon Laboratories
SI5347 SILABS-SI5347 Datasheet
2Mb / 59P
   DUAL/QUAD DSPLL ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATORS
logo
Skyworks Solutions Inc.
SI5347 SKYWORKS-SI5347 Datasheet
879Kb / 56P
   Dual/Quad DSPLL™ Any-Frequency, Any-Output Jitter Attenuators
Rev. 1.1
SI5397 SKYWORKS-SI5397 Datasheet
1Mb / 60P
   Dual/Quad DSPLL™ Any-Frequency, Any-Output Jitter Attenuators
Rev. 1.2
logo
Silicon Laboratories
SI5341 SILABS-SI5341 Datasheet
2Mb / 56P
   LOW-JITTER, 10-OUTPUT, ANY-FREQUENCY, ANY-OUTPUT CLOCK GENERATOR
SI5345 SILABS-SI5345_16 Datasheet
1Mb / 60P
   10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier
SI5345 SILABS-SI5345 Datasheet
1Mb / 62P
   10-CHANNEL, ANY-FREQUENCY, ANY-OUTPUT JITTER ATTENUATOR/CLOCK MULTIPLIER
logo
Skyworks Solutions Inc.
SI5391 SKYWORKS-SI5391 Datasheet
1Mb / 45P
   Ultra Low-Jitter, 12-Output, Any-Frequency, Any-Output Clock Generator
Rev. 0.7
SI5345 SKYWORKS-SI5345 Datasheet
976Kb / 58P
   10-Channel, Any-Frequency, Any-Output Jitter Attenuator/ Clock Multiplier
Rev. 1.2
SI5334 SKYWORKS-SI5334 Datasheet
1Mb / 37P
   PIN-CONTROLLED ANY-FREQUENCY, ANY-OUTPUT QUAD CLOCK GENERATOR
Rev. 1.3
SI5341 SKYWORKS-SI5341 Datasheet
1Mb / 49P
   Low-Jitter, 10 or 4-Output, Any-Frequency, Any-Output Clock Generator
Rev. 1.1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com