Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

SI5023-EVB Datasheet(PDF) 3 Page - Silicon Laboratories

No. de pieza SI5023-EVB
Descripción Electrónicos  Simple jumper configuration
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  SILABS [Silicon Laboratories]
Página de inicio  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5023-EVB Datasheet(HTML) 3 Page - Silicon Laboratories

  SI5023-EVB Datasheet HTML 1Page - Silicon Laboratories SI5023-EVB Datasheet HTML 2Page - Silicon Laboratories SI5023-EVB Datasheet HTML 3Page - Silicon Laboratories SI5023-EVB Datasheet HTML 4Page - Silicon Laboratories SI5023-EVB Datasheet HTML 5Page - Silicon Laboratories SI5023-EVB Datasheet HTML 6Page - Silicon Laboratories SI5023-EVB Datasheet HTML 7Page - Silicon Laboratories SI5023-EVB Datasheet HTML 8Page - Silicon Laboratories SI5023-EVB Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
Si5023-EVB
Rev. 1.1
3
prematurely, there is hysterisis in returning from the out-
of-lock condition. LOL will be de-asserted when the
frequency difference is less than ±300 ppm.
LOL is wired to a test point which is located on the
upper right-hand side of the evaluation board.
Loss-of-Signal Alarm Threshold Control
The loss-of-signal alarm (LOS) is used to signal low
incoming data amplitude levels. The input signal to the
threshold control is set by applying a dc voltage level to
the LOS_LVL pin. LOS_LVL is controllable through the
BNC jack J10. The mapping of the LOS_LVL voltage to
input signal alarm threshold level is shown in Figure 2.
The LOS Threshold to LOS Level is mapped as follows:
If this function is not used, install jumper to JP1 header.
Figure 2. LOS_LVL Mapping
Extended LOS Hysteresis Option
An optional LOS Hysteresis Extension circuit is included
on the Si5023-EVB to provide a convenient means of
increasing the amount of LOS Alarm hysteresis when
testing and evaluating the Si5023 LOS functionality.
This simple network will extend the LOS hysteresis to
approximately 6 dB, thereby preventing unnecessary
switching on LOS for low level DATAIN signals in the
range of 20 mVPPD. Hysteresis is defined as the ratio of
the LOS deassert level (LOSD) and the LOS assert
level (LOSA). The hysteresis in decibels is calculated as
20log(LOSD/LOSA). This circuit is constructed with one
CMOS inverter (U2) and two resistors (R12, R13)
mounted on the underside of the PCB. If desired, this
circuit can be enabled by installing a jumper on JP17
(HYST ENABLE) located near the power entry block.
Data Slicing Level
The slicing level allows optimization of the input cross-
over point for systems where the slicing level is not at
the amplitude average. The data slicing level can be
adjusted from the nominal cross-over point of the data
by
applying
a
voltage
to
the
SLICE_LVL
pin.
SLICE_LVL is controllable through the BNC jack, J11.
The SLICE_LVL to the data slicing level is mapped as
follows:
If this function is not used, jumper JP6.
Bit-Error-Rate Alarm Threshold
The bit-error-rate of the incoming data can be monitored
by the BER_ALM pin. When the bit-error-rate exceeds
an externally-set threshold level, BER_ALM is asserted.
BER_ALM is brought to a test point located in the upper
right-hand corner of the board. The BER_ALM threshold
level is set by applying a dc voltage to the BER_LVL pin.
BER_LVL is controllable through the BNC jack, J12.
Jumper JP7 to disable the BER alarm. Refer to the
“BER Detection” section of the Si5022/Si5023 data
sheet for threshold level programming. The BER_MON
signal (JP14) is reserved for factory testing purposes.
Test Configuration
The three critical jitter tests typically performed on a
CDR device are jitter transfer, jitter tolerance, and jitter
generation. By connecting the Si5023 Evaluation Board
as shown in Figure 3, all three measurements can be
easily made.
When applied, REFCLK should be within ±100 PM of
the frequency selected from Table 1. RATESEL must be
configured to match the desired data rate, and
PWRDN/CAL must be unjumpered.
Jitter Tolerance
: Referring to Figure 3, this test
requires
a
pattern
generator,
a
clock
source
(synthesizer signal source), a modulation source, a jitter
analyzer, a pattern analyzer, and a pulse generator (all
unconnected high-speed outputs must be terminated to
50
Ω). During this test, the Jitter Analyzer directs the
Modulation Source to apply prescribed amounts of jitter
to the synthesizer source. This “jitters” the pattern
generator timebase which drives the DATAIN ports of
the CDR. The Bit-Error-Rate (BER) is monitored on the
Pattern Analyzer. The modulation (jitter) frequency and
amplitude is recorded when the BER approaches a
specified threshold. The Si5023 limiting amplifier can
also be examined during this test. Simply lower the
amplitude of the incoming data to the minimum value
V
LOS
V
LOS_LVL
1.5
25
---------------------------------------
=
40 mV/V
0 mV
0 V
LOS_LVL (V)
30 mV
2.25 V
1.50 V
1.00 V
15 mV
1.875 V
40 mV
2.5 V
V
SLICE
V
SLICE_LVL
1.5
50
--------------------------------------------
=


Número de pieza similar - SI5023-EVB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
List of Unclassifed Man...
SI5023-BM ETC1-SI5023-BM Datasheet
399Kb / 22P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMP
logo
Silicon Laboratories
Si5023-BM SILABS-Si5023-BM Datasheet
333Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI5023-X-GM SILABS-SI5023-X-GM Datasheet
781Kb / 28P
   MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
More results

Descripción similar - SI5023-EVB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Silicon Laboratories
SI5020-EVB SILABS-SI5020-EVB Datasheet
1Mb / 12P
   Simple jumper configuration
SI5017-EVB SILABS-SI5017-EVB Datasheet
494Kb / 12P
   Simple jumper configuration
SI5310-EVB SILABS-SI5310-EVB Datasheet
1Mb / 12P
   Simple jumper configuration
SI5010-EVB SILABS-SI5010-EVB Datasheet
1Mb / 11P
   Simple jumper configuration
SI5018-EVB SILABS-SI5018-EVB Datasheet
262Kb / 10P
   Simple jumper configuration
logo
Maxim Integrated Produc...
MAX14575AEVKIT MAXIM-MAX14575AEVKIT Datasheet
464Kb / 8P
   Evaluate Preselected Threshold or Adjustable Threshold by Simple Jumper Configuration
Rev 0; 5/13
MAX196EVKIT MAXIM-MAX196EVKIT Datasheet
205Kb / 8P
   Jumper-Selectable Configuration
Rev 0; 2/96
logo
Zilog, Inc.
ZEPIR000102ZCOG ZILOG-ZEPIR000102ZCOG Datasheet
490Kb / 17P
   Sensitivity control via simple hardware configuration
ZEPIR000103KITG ZILOG-ZEPIR000103KITG Datasheet
266Kb / 18P
   Sensitivity control via simple hardware configuration
logo
Maxim Integrated Produc...
MAX3397EEVKIT MAXIM-MAX3397EEVKIT Datasheet
75Kb / 4P
   Jumper-Selectable Enable/Shutdown Configuration
Rev 0; 8/07
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com