Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ML145567RP Datasheet(PDF) 5 Page - LANSDALE Semiconductor Inc.

No. de pieza ML145567RP
Descripción Electrónicos  PCM Codec-Filter
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LANSDALE [LANSDALE Semiconductor Inc.]
Página de inicio  http://www.lansdale.com
Logo LANSDALE - LANSDALE Semiconductor Inc.

ML145567RP Datasheet(HTML) 5 Page - LANSDALE Semiconductor Inc.

  ML145567RP Datasheet HTML 1Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 2Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 3Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 4Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 5Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 6Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 7Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 8Page - LANSDALE Semiconductor Inc. ML145567RP Datasheet HTML 9Page - LANSDALE Semiconductor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
LANSDALE Semiconductor, Inc.
ML145554, ML145557, ML145564, ML145567
www.lansdale.com
Page 5 of 18
Issue A
complementary outputs. The output of the second amplifier may be
internally connected to the input of the transmit anti–aliasing filter by
bringing the ANLB pin high. The power amplifiers can drive unbal-
anced 300 Ω loads or a balanced 600 Ω load; they may be powered
down independent of the rest of the chip by tying the VPI pin to
VBB.
MASTER CLOCKS
Since the codec–filter design has a single DAC architecture, only
one master clock is used. In normal operation (both frame syncs
clocking), the MCLKX is used as the master clock, regardless of
whether the MCLKR/PDN pin is clocking or low. The same is true if
the part is in transmit half–channel mode (FSX clocking, FSR held
low). But if the codec–filter is in the receive half–channel mode, with
FSR clocking and FSX held low, MCLKR is used for the internal
master clock if it is clocking; if MCLKR is low, then MCLKX is still
used for the internal master clock. Since only one of the master
clocks isused at any given time, they need not be synchronous.
The master clock frequency must be 1.536 MHz, 1.544 MHz, or
2.048 MHz. The frequency that the codec–filter expects depends
upon whether the part is a Mu–Law or an A–Law part, and on the
state of the BCLKR/CLKSEL pin.The allowable options are shown
In Table 1. When a level (rather than a clock) is provided for
BCLKR/CLKSEL, BCLKX is used as the bit clock for both transmit
and receive.
FRAME SYNCS AND DIGITAL I/O
These codec–filters can accommodate both of the industry standard
timing formats. The Long Frame Sync mode isused by Lansdale’s
ML145500 family of codec–filters and the UDLT family of digital
loop transceivers. The Short Frame Sync mode is compatible with the
IDL (Interchip Digital Link) serial format used in Motorola and
Lansdale’s ISDN family and by other companies in their telecommu-
nication devices. These codec–filters use the length of the transmit
frame sync (FSX) to determine the timing format for both transmit
and receive unless the part is operating in the receive half–channel
mode.
In the Long Frame Sync mode, the frame sync pulses must be at
least three bit clock periods long. The DX and TSX outputs are
enabled by the logical ANDing of FSX and BCLKX; when both are
high, the sign bit appears at the DX output. The next seven rising
edges of BCLKX clock out the remaining seven bits of the PCM
word. The DX and TSX outputs return to a high impedance state on
the falling edge of the eighth bit clock or the falling edge of FSX,
whichever comes later. The receive PCM word is clocked into DR on
the eight falling BCLKR edges following an FSR rising edge.
For Short Frame Sync operation, the frame sync pulses must be
one bit clock period long. On the first BCLKX rising edge after the
falling edge of BCLKX has latched FSX high, the DX and TSX out-
puts are enabled and the sign bit is presented on DX. The next seven
rising edges of BCLKX clock out the remaining seven bits of the
PCM word; on the eighth BCLKX falling edge, the DX and TSX
outputs return to a high impedance state. On the second falling
BCLKR edge following an FSR rising edge, the receive sign bit is
clocked into DR. The next seven BCLKR falling edges clock in the
remaining seven bits of the receive PCM word.
Table 2 shows the coding format of the transmit and receive PCM
words.
HALF–CHANNEL MODES
In addition to the normal full–duplex operating mode, these
codec–filters can operate in both transmit and receive half–channel
modes. Transmit half–channel mode is entered by holding FSR low.
The VFRO output goes to analog ground but remains in a low imped-
ance state (to facilitate a hybrid interface); PCM data at DR is
ignored. Holding FSX low while clocking FSR puts these devices in
the receive half–channel mode. In this state, the transmit input oper-
ational amplifier continues to operate, but the rest of the transmit cir-
cuitry is disabled; the DX and TSX outputs remain in a high imped-
ance state. MCLKR is used as the internal master clock if it is clock-
ing. If MCLKR is not clocking, then MCLKX is used for the internal
master clock, but in that case it should be synchronous with FSR. If
BCLKR is not clocking, BCLKX will be used for the receive data,
just as in the full–channel operating mode. In receive half–channel
mode only, the length ofthe FSR pulse is used to determine whether
Short Frame Sync or Long Frame Sync timing is used at DR.
POWER–DOWN
Holding both FSX and FSR low causes the part to go into the
power–down state. Power–down occurs approximately 2 ms after the
last frame sync pulse is received. An alternative way to put these
devices in power–down is to hold the MCLKR/PDN pin high. When
the chip is powered down, the DX, TSX, and GSX outputs are high
impedance, the VFRO, VPO–, and VPO+ operational amplifiers are
biased with a trickle current so that their respective outputs remain
stable at analog ground. To return the chip to the power–up state,
MCLKR/PDN must be low or clocking and at least one of the frame
sync pulses must be present. The DX and TSX outputs will remain in
a high–impedance state until the second FSX pulse after power–up.
Table 1. Master Clock Frequency Determination
Master Clock Frequency Expected
BCLKR/CLKSEL
ML145554/64
ML145557/67
Clocked, 1, or Open
1.536 MHz
1.544 MHz
2.048 MHz
0
2.048 MHz
1.536 MHz
1.544 MHz
Table 2. PCM Data Format
Mu–Law (ML145554/64)
A–Law (ML145557/67)
Level
Sign Bit
Chord Bits
Step Bits
Sign Bit
Chord Bits
Step Bits
+ Full Scale
1
0 0 0
0 0 0 0
1
0 1 0
1 0 1 0
+ Zero
1
1 1 1
1 1 1 1
1
1 0 1
0 1 0 1
– Zero
0
1 1 1
1 1 1 1
0
1 0 1
0 1 0 1
– Full Scale
0
0 0 0
0 0 0 0
0
0 1 0
1 0 1 0


Número de pieza similar - ML145567RP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
LANSDALE Semiconductor ...
ML145567RP LANSDALE-ML145567RP Datasheet
1Mb / 18P
   PCM Codec-Filter
More results

Descripción similar - ML145567RP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145484 MOTOROLA-MC145484 Datasheet
293Kb / 26P
   5V PCM CODEC-FILTER
MC145480 MOTOROLA-MC145480 Datasheet
418Kb / 24P
   5V PCM CODEC-FILTER
logo
National Semiconductor ...
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
NXP Semiconductors
MC145484 NXP-MC145484 Datasheet
607Kb / 28P
   5V PCM Codec-Filter
REV 2 3/98
logo
Motorola, Inc
MC145481 MOTOROLA-MC145481 Datasheet
319Kb / 23P
   3V PCM CODEC-FILTER
logo
LANSDALE Semiconductor ...
ML145506 LANSDALE-ML145506_08 Datasheet
2Mb / 20P
   PCM Codec-Filter Mono-Circuit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com