Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AM29DL640D120EI Datasheet(PDF) 31 Page - Advanced Micro Devices

No. de pieza AM29DL640D120EI
Descripción Electrónicos  64 Megabit CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMD [Advanced Micro Devices]
Página de inicio  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM29DL640D120EI Datasheet(HTML) 31 Page - Advanced Micro Devices

Back Button AM29DL640D120EI Datasheet HTML 27Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 28Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 29Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 30Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 31Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 32Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 33Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 34Page - Advanced Micro Devices AM29DL640D120EI Datasheet HTML 35Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 54 page
background image
30
Am29DL640D
October 7, 2004
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indi-
cates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit
II is valid after the rising edge of the final WE# pulse in
the command sequence.
DQ2 toggles when the system reads at addresses
within those sectors that have been selected for era-
sure. (The system may use either OE# or CE# to
control the read cycles.) But DQ2 cannot distinguish
whether the sector is actively erasing or is erase-sus-
pended. DQ6, by comparison, indicates whether the
device is actively erasing, or is in Erase Suspend, but
cannot distinguish which sectors are selected for era-
sure. Thus, both status bits are required for sector and
mode information. Refer to Table 13 to compare out-
puts for DQ2 and DQ6.
Figure 7 shows the toggle bit algorithm in flowchart
form, and the section “DQ2: Toggle Bit II” explains the
algorithm. See also the DQ6: Toggle Bit I subsection.
Figure 23 shows the toggle bit timing diagram. Figure
24 shows the differences between DQ2 and DQ6 in
graphical form.
Reading Toggle Bits DQ6/DQ2
Refer to Figure 7 for the following discussion. When-
ever the system initially begins reading toggle bit
status, it must read DQ15–DQ0 (or DQ7–DQ0 for
x8-only device) at least twice in a row to determine
whether a toggle bit is toggling. Typically, the system
would note and store the value of the toggle bit after
the first read. After the second read, the system would
compare the new value of the toggle bit with the first. If
the toggle bit is not toggling, the device has completed
the program or erase operation. The system can read
array data on DQ15–DQ0 (or DQ7–DQ0 for x8-only
device) on the following read cycle.
However, if after the initial two read cycles, the system
determines that the toggle bit is still toggling, the sys-
tem also should note whether the value of DQ5 is high
(see the section on DQ5). If it is, the system should
then determine again whether the toggle bit is tog-
gling, since the toggle bit may have stopped toggling
just as DQ5 went high. If the toggle bit is no longer
toggling, the device has successfully completed the
program or erase operation. If it is still toggling, the de-
vice did not completed the operation successfully, and
the system must write the reset command to return to
reading array data.
The remaining scenario is that the system initially de-
termines that the toggle bit is toggling and DQ5 has
not gone high. The system may continue to monitor
the toggle bit and DQ5 through successive read cy-
cles, determining the status as described in the
previous paragraph. Alternatively, it may choose to
perform other system tasks. In this case, the system
must start at the beginning of the algorithm when it re-
turns to determine the status of the operation (top of
Figure 7).
DQ5: Exceeded Timing Limits
DQ5 indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under these
conditions DQ5 produces a “1,” indicating that the program
or erase cycle was not successfully completed.
The device may output a “1” on DQ5 if the system tries
to program a “1” to a location that was previously pro-
grammed to “0.” Only an erase operation can
change a “0” back to a “1.” Under this condition, the
device halts the operation, and when the timing limit
has been exceeded, DQ5 produces a “1.”
Under both these conditions, the system must write
the reset command to return to the read mode (or to
the erase-suspend-read mode if a bank was previ-
ously in the erase-suspend-program mode).
DQ3: Sector Erase Timer
After writing a sector erase command sequence, the
system may read DQ3 to determine whether or not
erasure has begun. (The sector erase timer does not
apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out
also applies after each additional sector erase com-
mand. When the time-out period is complete, DQ3
switches from a “0” to a “1.” If the time between addi-
tional sector erase commands from the system can be
assumed to be less than 50 µs, the system need not
monitor DQ3. See also the Sector Erase Command
Sequence section.
After the sector erase command is written, the system
should read the status of DQ7 (Data# Polling) or DQ6
(Toggle Bit I) to ensure that the device has accepted
the command sequence, and then read DQ3. If DQ3 is
“1,” the Embedded Erase algorithm has begun; all fur-
ther commands (except Erase Suspend) are ignored
until the erase operation is complete. If DQ3 is “0,” the
device will accept additional sector erase commands.
To ensure the command has been accepted, the sys-
tem software should check the status of DQ3 prior to
and following each subsequent sector erase com-
mand. If DQ3 is high on the second status check, the
last command might not have been accepted.
Table 13 shows the status of DQ3 relative to the other
status bits.


Número de pieza similar - AM29DL640D120EI

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Advanced Micro Devices
AM29DL640D120EI AMD-AM29DL640D120EI Datasheet
1Mb / 54P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
More results

Descripción similar - AM29DL640D120EI

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
SPANSION
S29JL064J70TFI000 SPANSION-S29JL064J70TFI000 Datasheet
1Mb / 61P
   CMOS 3.0 Volt-Only, Simultaneous Read/Write Flash Memory
S29WS-NL SPANSION-S29WS-NL Datasheet
1Mb / 99P
   256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY
AM75PDL191CHHA SPANSION-AM75PDL191CHHA Datasheet
2Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191CHH_0402 SPANSION-AM75PDL191CHH_0402 Datasheet
2Mb / 136P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191BHHA SPANSION-AM75PDL191BHHA Datasheet
1Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
S29JL064J SPANSION-S29JL064J Datasheet
1Mb / 61P
   64 Megabit (8M x 8-Bit/4M x 16-Bit) CMOS 3.0 Volt-Only, Simultaneous Read/Write Flash Memory
S29PL127J SPANSION-S29PL127J Datasheet
1Mb / 106P
   CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
S29PL-J SPANSION-S29PL-J Datasheet
1Mb / 96P
   CMOS 3.0 Volt-only, Simultaneous-Read/Write Flash Memory with Enhanced VersatileIO Control
S29PL064J70BFI120 SPANSION-S29PL064J70BFI120 Datasheet
2Mb / 100P
   CMOS 3.0 Volt-Only, Simultaneous-Read/Write Flash Memory with Enhanced VersatileIO Control
logo
Eon Silicon Solution In...
EN29PL064 EON-EN29PL064_11 Datasheet
778Kb / 57P
   64 Mbit (4 M x 16-Bit) CMOS 3.0 Volt- only, Simultaneous-Read/Write Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com