Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ACT8892 Datasheet(PDF) 23 Page - Active-Semi, Inc

No. de pieza ACT8892
Descripción Electrónicos  Advanced Power Management Unit
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ACTIVE-SEMI [Active-Semi, Inc]
Página de inicio  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8892 Datasheet(HTML) 23 Page - Active-Semi, Inc

Back Button ACT8892_17 Datasheet HTML 19Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 20Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 21Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 22Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 23Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 24Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 25Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 26Page - Active-Semi, Inc ACT8892_17 Datasheet HTML 27Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 32 page
background image
ACT8892
Rev 2, 01-Jul-15
Innovative PowerTM
- 23 -
www.active-semi.com
Copyright © 2015-2017 Active-Semi, Inc.
ActivePMUTM is a trademark of Active-Semi.
I2CTM is a trademark of NXP.
Table 2:
Control Pins
PIN NAME
OUTPUT
nPBIN
REG1, REG2, REG3
PWRHLD
REG1, REG2, REG3
PWREN
REG4, REG5, REG6, REG7
Control Sequences
The ACT8892 features a variety of control
sequences that are optimized for supporting system
enable and disable, as well as Sleep mode and
Hibernate mode of some application processors.
Enabling/Disabling Sequence
A typical enable sequence initiates as a result of
asserting nPBIN, and begins by enabling REG3.
When REG3 reaches its power-OK threshold,
nRSTO
is
asserted
low,
resetting
the
microprocessor. REG1 is enabled after REG3
reaches its power-OK threshold for 2ms, REG2 is
enabled
after
REG3
reaches
its
power-OK
threshold for 4ms. If REG3 is above its power-OK
threshold when the reset timer expires, nRSTO is
de-asserted, allowing the microprocessor to begin
its boot sequence. REG4, REG5, REG6 and REG7
can be enabled by asserting PWREN.
During the boot sequence, the processor should
read the HBRDY[ ] bit; if the value of HBRDY[ ] is 0
then the software should proceed with a typical
enable sequence, whereas if the value of HBRDY[ ]
is 1 then the software should proceed with a “wake
from Hibernate Mode” routine. See the Hibernate
Mode Sequence section for more information.
During the boot sequence, the microprocessor must
assert PWRHLD, holding REG1, REG2 and REG3
to ensure that the system remains powered after
nPBIN is released.
Once the power-up routine is completed, the
system remains enabled after the push-button is
released as long as either PWRHLD or PWREN are
asserted high. If the processor does not assert
PWRHLD before the user releases the push-button,
the boot-up sequence is terminated and all
regulators are disabled. This provides protection
against "false-enable", when the push-button is
accidentally depressed, and also ensures that the
system remains enabled only if the processor
successfully completes the boot-up sequence.
As with the enable sequence, a typical disable
sequence is initiated when the user presses the
push-button, which interrupts the processor via the
nPBSTAT output. The actual disable sequence is
completely
software-controlled,
but
typically
involved initiating various “clean-up” processes
before the processor finally de-asserts PWREN
first, which disables REG4, REG5, REG6 and
REG7, then de-asserts PWRHLD, which disables
REG1, REG2 and REG3 after push-button is
released, hence shuts the system down.
Sleep Mode Sequence
The ACT8892 supports some processors’ Sleep
mode operation. Once a successful power-up
routine has been completed, Sleep mode may be
initiated through a variety of software-controlled
mechanisms.
Sleep mode is typically initiated when the user
presses the push-button during normal operation.
Pressing the push-button asserts the nPBIN input,
which
asserts
the
nPBSTAT
output,
which
interrupts the processor. In response to this
interrupt the processor should de-assert PWREN,
disabling
REG4,
REG5,
REG6
and
REG7.
PWRHLD should remain asserted during Sleep
mode so that REG1, REG2 and REG3 remain
enabled. When REG1, REG2 and REG3 standby
voltage are preset to lower voltages for Sleep
mode, the processor could assert VSEL pin when
entering Sleep mode so that REG1, REG2 and
REG3 outputs lower voltages to reduce power
consumption in Sleep mode.
Waking up from Sleep mode is typically initiated
when the user presses the push-button again,
which
asserts
nPBSTAT.
Processors
should
respond by asserting PWREN, which turns on
REG4, REG5, REG6 and REG7, and de-assert
VSEL so that REG1, REG2 and REG3 go back to
normal voltages, then normal operation may
resume.
Hibernate Mode Sequence
The ACT8892
supports
Hibernate
mode
of
operation for some processors. Once a successful
power-up routine is completed, Hibernate mode
may be initiated through a variety of software-
controlled mechanisms. Hibernate mode is typically
initiated when the user presses the push-button
during normal operation. Pressing the push-button
asserts the nPBIN input, which asserts the
nPBSTAT output to interrupt the processor. In
: Typical value shown, actual delay time may vary from (T-1ms) x 88% to T x 112%, where T is the typical delay time setting.


Número de pieza similar - ACT8892_17

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Active-Semi, Inc
ACT8892 ACTIVE-SEMI-ACT8892 Datasheet
88Kb / 2P
   Advanced Power Management Unit
05-Dec-12
More results

Descripción similar - ACT8892_17

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TPS658623 TI-TPS658623 Datasheet
363Kb / 8P
[Old version datasheet]   Advanced Power Management Unit
TPS658622A TI-TPS658622A Datasheet
291Kb / 7P
[Old version datasheet]   Advanced Power Management Unit
TPS658623 TI-TPS658623 Datasheet
363Kb / 8P
[Old version datasheet]   Advanced Power Management Unit
TPS658621A TI-TPS658621A_1 Datasheet
3Mb / 107P
[Old version datasheet]   Advanced Power Management Unit
TPS658629-Q1 TI1-TPS658629-Q1 Datasheet
849Kb / 9P
[Old version datasheet]   Advanced Power Management Unit
TPS658620 TI-TPS658620 Datasheet
4Mb / 104P
[Old version datasheet]   Advanced Power Management Unit
TPS658622B TI-TPS658622B Datasheet
287Kb / 7P
[Old version datasheet]   Advanced Power Management Unit
TPS658643 TI-TPS658643_V01 Datasheet
804Kb / 9P
[Old version datasheet]   Advanced Power Management Unit
TPS658621A TI-TPS658621A Datasheet
3Mb / 105P
[Old version datasheet]   Advanced Power Management Unit
TPS658621C TI-TPS658621C Datasheet
368Kb / 8P
[Old version datasheet]   Advanced Power Management Unit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com