Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD6624A Datasheet(PDF) 4 Page - Analog Devices

No. de pieza AD6624A
Descripción Electrónicos  Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD6624A Datasheet(HTML) 4 Page - Analog Devices

  AD6624A Datasheet HTML 1Page - Analog Devices AD6624A Datasheet HTML 2Page - Analog Devices AD6624A Datasheet HTML 3Page - Analog Devices AD6624A Datasheet HTML 4Page - Analog Devices AD6624A Datasheet HTML 5Page - Analog Devices AD6624A Datasheet HTML 6Page - Analog Devices AD6624A Datasheet HTML 7Page - Analog Devices AD6624A Datasheet HTML 8Page - Analog Devices AD6624A Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 40 page
background image
REV. 0
–4–
AD6624A
GENERAL TIMING CHARACTERISTICS
1, 2
Test
AD6624AS
Parameter (Conditions)
Temp
Level
Min
Typ
Max
Unit
CLK Timing Requirements:
tCLK
CLK Period
Full
I
10
ns
tCLKL
CLK Width Low
Full
IV
4.5
0.5
× tCLK
ns
tCLKH
CLK Width High
Full
IV
4.5
0.5
× t
CLK
ns
RESET Timing Requirement:
tRESL
RESET Width Low
Full
I
30.0
ns
Input Wideband Data Timing Requirements:
tSI
Input to
↑CLK Setup Time
Full
IV
0.8
ns
tHI
Input to
↑CLK Hold Time
Full
IV
2.0
ns
Level Indicator Output Switching Characteristic:
tDLI
↑CLK to LI (A–A, B; B–A, B) Output Delay Time
Full
IV
3.8
12.6
ns
SYNC Timing Requirements:
tSS
SYNC (A, B, C, D) to
↑CLK Setup Time
Full
IV
1.0
ns
tHS
SYNC (A, B, C, D) to
↑CLK Hold Time
Full
IV
2.0
ns
Serial Port Timing Requirements (SBM = 1):
Switching Characteristics:
3
tDSCLK1
↑CLK to ↑SCLK Delay (Divide by 1)
Full
IV
3.9
13.4
ns
tDSCLKH
↑CLK to ↑SCLK Delay (For Any Other Divisor)
Full
IV
4.4
14.0
ns
tDSCLKL
↑CLK to ↓SCLK Delay (Divide by 2 or Even #)
Full
IV
3.25
6.7
ns
tDSCLKLL
↓CLK to ↓SCLK Delay (Divide by 3 or Odd #)
Full
IV
3.8
6.9
ns
tDSDFS
↑SCLK to SDFS Delay
Full
IV
0.2
5.3
ns
tDSDFE
↑SCLK to SDFE Delay
Full
IV
–0.4
+4.7
ns
tDSDO
↑SCLK to SDO Delay
Full
IV
–1.0
+4.0
ns
tDSDR
↑SCLK to DR Delay
Full
IV
–0.3
+4.6
ns
tDDR
↑CLK to DR Delay
Full
IV
5.4
17.6
ns
Input Characteristics:
tSSI
SDI to
↓SCLK Setup Time
Full
IV
2.4
ns
tHSI
SDI to
↓SCLK Hold Time
Full
IV
3.0
ns
Serial Port Timing Requirements (SBM = 0):
Switching Characteristics:3
tSCLK
SCLK Period
Full
IV
16
ns
tSCLKL
SCLK Low Time (When SDIV = 1, Divide by 1)
Full
IV
5.0
ns
tSCLKH
SCLK High Time (When SDIV = 1, Divide by 1)
Full
IV
5.0
ns
tDSDFE
↑SCLK to SDFE Delay
Full
IV
3.8
15.4
ns
tDSDO
↑SCLK to SDO Delay
Full
IV
3.7
15.2
ns
tDSDR
↑SCLK to DR Delay
Full
IV
3.9
15.9
ns
Input Characteristics:
tSSF
SDFS to
↑SCLK Setup Time
Full
IV
1.9
ns
tHSF
SDFS to
↑SCLK Hold Time
Full
IV
0.7
ns
tSSI
SDI to
↓SCLK Setup Time
Full
IV
2.4
ns
tHSI
SDI to
↓SCLK Hold Time
Full
IV
2.0
ns
NOTES
1All Timing Specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.
2C
LOAD = 40 pF on all outputs unless otherwise specified.
3The timing parameters for SCLK, SDFS, SDFE, SDO, SDI, and DR apply to all four channels (0, 1, 2, and 3). The slave serial port’s (SCLK) operating frequency is
limited to 62.5 MHz.
Specifications subject to change without notice.


Número de pieza similar - AD6624A

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6624AS AD-AD6624AS Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
More results

Descripción similar - AD6624A

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6624 AD-AD6624 Datasheet
509Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
REV. B
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6635 AD-AD6635 Datasheet
799Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
REV. 0
AD6634 AD-AD6634 Datasheet
925Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
REV. 0
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620 Datasheet
354Kb / 43P
   65 MSPS Digital Receive Signal Processor
REV. 0
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620AS AD-AD6620AS Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6622 AD-AD6622_15 Datasheet
242Kb / 28P
   Four-Channel, 75 MSPS Digital Transmit Signal Processor
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com