Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADSP-2196 Datasheet(PDF) 9 Page - Analog Devices |
|
ADSP-2196 Datasheet(HTML) 9 Page - Analog Devices |
9 / 68 page This information applies to a product under development. Its characteristics and specifications are subject to change with- out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing. 9 REV. PrA For current information contact Analog Devices at 800/262-5643 ADSP-2196 September 2001 35(/,0,1$5< 7(&+1,&$/ '$7$ Table 2 shows the ID and priority at reset of each of the peripheral interrupts. To assign the peripheral interrupts a different priority, applications write the new priority to their corresponding control bits (determined by their ID) in the Interrupt Priority Control register. The peripheral inter- rupt’s position in the IMASK and IRPTL register and its vector address depend on its priority level, as shown in Table 1. Because the IMASK and IRPTL registers are limited to 16 bits, any peripheral interrupts assigned a priority level of 11 are aliased to the lowest priority bit position (15) in these registers and share vector address 0x00 01E0. Interrupt routines can either be nested with higher priority interrupts taking precedence or processed sequentially. Interrupts can be masked or unmasked with the IMASK register. Individual interrupt requests are logically ANDed with the bits in IMASK; the highest priority unmasked interrupt is then selected. The emulation, power-down, and reset interrupts are nonmaskable with the IMASK register, but software can use the DIS INT instruction to mask the power-down interrupt. The Interrupt Control (ICNTL) register controls interrupt nesting and enables or disables interrupts globally. The gen- eral-purpose Programmable Flag (PFx) pins can be configured as outputs, can implement software interrupts, and (as inputs) can implement hardware interrupts. Pro- grammable Flag pin interrupts can be configured for level-sensitive, single edge-sensitive, or dual edge- sensitive operation. The IRPTL register is used to force and clear interrupts. On-chip stacks preserve the processor status and are auto- matically maintained during interrupt handling. To support interrupt, loop, and subroutine nesting, the PC stack is 33 levels deep, the loop stack is eight levels deep, and the status stack is 16 levels deep. To prevent stack overflow, the User Assigned Interrupt 13 0x00 01A0 User Assigned Interrupt 14 0x00 01C0 User Assigned Interrupt— Lowest Priority 15 0x00 01E0 1These interrupt vectors start at address 0x10000 when the DSP is in “no-boot”, run-form-external memory mode. Table 2. Peripheral Interrupts and Priority at Reset Interrupt ID Reset Priority Slave DMA/Host Port Interface 0 0 SPORT0 Receive 1 1 SPORT0 Transmit 2 2 SPORT1 Receive 3 3 SPORT1 Transmit 4 4 SPORT2 Receive/SPI0 5 5 SPORT2 Transmit/SPI1 6 6 UART Receive 7 7 UART Transmit 8 8 Timer A 9 9 Timer B 10 10 Timer C 11 11 Table 1. Interrupt Priorities/Addresses (Continued) Interrupt IMASK/ IRPTL Vector Address1 Programmable Flag 0 (any PFx) 12 11 Programmable Flag 1 (any PFx) 13 11 Memory DMA port 14 11 Table 3. Interrupt Control (ICNTL) Register Bits Bit Description 0–3 Reserved 4 Interrupt Nesting Enable 5 Global Interrupt Enable 6 Reserved 7 MAC-Biased Rounding Enable 8–9 Reserved 10 PC Stack Interrupt Enable 11 Loop Stack Interrupt Enable 12–15 Reserved Table 2. Peripheral Interrupts and Priority at Reset Interrupt ID Reset Priority |
Número de pieza similar - ADSP-2196 |
|
Descripción similar - ADSP-2196 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |