Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

ST62T62CM3 Datasheet(PDF) 32 Page - STMicroelectronics

No. de Pieza. ST62T62CM3
Descripción  8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER AND EEPROM
Descarga  78 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST62T62CM3 Datasheet(HTML) 32 Page - STMicroelectronics

Back Button ST62T62CM3 Hoja de datos HTML 28Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 29Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 30Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 31Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 32Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 33Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 34Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 35Page - STMicroelectronics ST62T62CM3 Hoja de datos HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 78 page
background image
32/78
ST62T52C ST62T62C/E62C
INTERRUPTS (Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h
Write Only
Reset status: 00h
Bit 7, Bits 3-0 =
Unused.
Bit 6 = LES:
Level/Edge Selection bit.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 = ESB:
Edge Selection bit.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 = GEN:
Global Enable Interrupt. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt Sources
Interrupt
sources
available
on
the
ST62E62C/T62C are summarized in the Table 10
with associated mask bit to enable/disable the in-
terrupt request.
Table 10. Interrupt Requests and Mask Bits
70
-
LES
ESB
GEN
-
-
-
-
Peripheral
Register
Address
Register
Mask bit
Masked Interrupt Source
Interrupt
vector
GENERAL
IOR
C8h
GEN
All Interrupts, excluding NMI
TIMER
TSCR1
D4h
ETI
TMZ: TIMER Overflow
Vector 4
A/D CONVERTER
ADCR
D1h
EAI
EOC: End of Conversion
Vector 4
AR TIMER
ARMC
D5h
OVIE
CPIE
EIE
OVF: AR TIMER Overflow
CPF: Successful compare
EF: Active edge on ARTIMin
Vector 3
Port PAn
ORPA-DRPA
C0h-C4h
ORPAn-DRPAn
PAn pin
Vector 1
Port PBn
ORPB-DRPB
C1h-C5h
ORPBn-DRPBn
PBn pin
Vector 1
Port PCn
ORPC-DRPC
C2h-C6h
ORPCn-DRPCn
PCn pin
Vector 2


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78 


Datasheet Download

Go To PDF Page


Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn