Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

M390S2858DT1 Datasheet(PDF) 2 Page - Samsung semiconductor

No. de Pieza. M390S2858DT1
Descripción  128Mx72 SDRAM DIMM with PLL & Register based on Stacked 128Mx4, 4Banks 8K Ref., 3.3V SDRAMs with SPD
Descarga  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  SAMSUNG [Samsung semiconductor]
Página de inicio  http://www.samsung.com/Products/Semiconductor
Logo 

M390S2858DT1 Datasheet(HTML) 2 Page - Samsung semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
REV. 0.0 Jan. 2002
M390S2858DT1
PC133 Registered DIMM
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System clock
Active on the positive going edge to sample all inputs.
CS
Chip select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A12
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA12, Column address : CA0 ~ CA9, CA11
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
REGE
Register enable
The device operates in the transparent mode when REGE is low. When REGE is high,
the device operates in the registered mode. In registered mode, the Address and con-
trol inputs are latched if CLK is held at a high or low logic level. the inputs are stored in
the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm
Resistor on PCB. So if REGE of module is floating, this module will be operated as reg-
istered mode.
DQ0 ~ 63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7
Check bit
Check bits for ECC.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download



Número de Pieza relacionado

Part NumberComponents DescriptionHtml ViewManufacturer
M390S6450CT164Mx72 SDRAM DIMM with PLL & Register based on 64Mx4 4Banks 8K Ref. 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
KMM366S1623AT16Mx64 SDRAM DIMM based on 8Mx8 4Banks 4K Refresh 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
HDD128M72D18RPWDDR SDRAM Module 1024Mbyte 128Mx72bit based on 64Mx8 4Banks 8K Ref. 184Pin-DIMM with PLL & Register 1 2 3 4 5 MoreHanbit Electronics Co.,Ltd
M366S1623ET016Mx64 SDRAM DIMM based on 8Mx8 4Banks 4K Refresh 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
HSD32M64D8KPSynchronous DRAM Module 256Mbyte 32Mx64bit DIMM Unbuffered with Based on Stacked 16Mx8 4Banks 4K Ref. 3.3V 1 2 3 4 5 MoreHanbit Electronics Co.,Ltd
HDD16M72D9RPWDDR SDRAM Module 128Mbyte 16Mx72bit based on 16Mx8 4Banks 4K Ref. 184Pin-DIMM with PLL & Register 1 2 3 4 5 MoreHanbit Electronics Co.,Ltd
M366S3323CT0-C7532Mx64 SDRAM DIMM based on 16Mx8 4Banks 4K Refresh 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
M366S3253DTS32Mx64 SDRAM DIMM based on 32Mx8 4Banks 8K Refresh 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
M366S3253BTS32Mx64 SDRAM DIMM based on 32Mx8 4Banks 8K Refresh 3.3V Synchronous DRAMs with SPD 1 2 3 4 5 MoreSamsung semiconductor
HDD32M72D9RPWDDR SDRAM Module 256Mbyte 32Mx72bit based on 32Mx8 4Banks 8K Ref. 184Pin-DIMM with PLL & Register 1 2 3 4 5 MoreHanbit Electronics Co.,Ltd

Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn