Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADSP-21366SCSQ-ENG Datasheet(PDF) 6 Page - Analog Devices

No. de pieza ADSP-21366SCSQ-ENG
Descripción Electrónicos  SHARC Processor
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADSP-21366SCSQ-ENG Datasheet(HTML) 6 Page - Analog Devices

Back Button ADSP-21366SCSQ-ENG Datasheet HTML 2Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 3Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 4Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 5Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 6Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 7Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 8Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 9Page - Analog Devices ADSP-21366SCSQ-ENG Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 54 page
background image
Rev. PrA
|
Page 6 of 54
|
September 2004
ADSP-21365/6
Preliminary Technical Data
Using the DM bus and PM buses, with one bus dedicated to
each memory block, assures single-cycle execution with two
data transfers. In this case, the instruction must be available in
the cache.
DMA Controller
The ADSP-21365/6’s on-chip DMA controller allows data
transfers without processor intervention. The DMA controller
operates independently and invisibly to the processor core,
allowing DMA operations to occur while the core is simulta-
neously executing its program instructions. DMA transfers can
occur between the ADSP-21365/6’s internal memory and its
serial ports, the SPI-compatible (Serial Peripheral Interface)
ports, the IDP (Input Data Port), the Parallel Data Acquisition
Port (PDAP) or the parallel port. Twenty-five channels of DMA
are available on the ADSP-21365/6—two for the SPI interface,
twelve via the serial ports, eight via the Input Data Port, two for
DTCP (or memory-to-memory data transfer when DTCP is not
used), and one via the processor’s parallel port. Programs can be
downloaded to the ADSP-21365/6 using DMA transfers. Other
DMA features include interrupt generation upon completion of
DMA transfers, and DMA chaining for automatic linked DMA
transfers.
Digital Audio Interface (DAI)
The Digital Audio Interface (DAI) provides the ability to con-
nect various peripherals to any of the DSPs DAI pins
(DAI_P20–1).
Programs make these connections using the Signal Routing
Unit (SRU, shown in Figure 3).
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the DAI
associated peripherals for a much wider variety of applications
by using a larger set of algorithms than is possible with noncon-
figurable signal paths.
The DAI also includes six serial ports, an S/PDIF receiver/trans-
mitter, a DTCP cipher (ADSP-21365 only), a precision clock
generator (PCG), eight channels of asynchronous sample rate
converters, an input data port (IDP), an SPI port, six flag out-
puts and six flag inputs, and three timers. The IDP provides an
additional input path to the ADSP-21365/6 core, configurable
as either eight channels of I2S serial data or as seven channels
plus a single 20-bit wide synchronous parallel data acquisition
port. Each data channel has its own DMA channel that is inde-
pendent from the ADSP-21365/6's serial ports.
For complete information on using the DAI, see the ADSP-
2136x SHARC Processor Hardware Reference.
Serial Ports
The ADSP-21365/6 features six synchronous serial ports that
provide an inexpensive interface to a wide variety of digital and
mixed-signal peripheral devices such as Analog devices AD183x
family of audio codecs, ADCs, and DACs. The serial ports are
made up of two data lines, a clock and frame sync. The data
lines can be programmed to either transmit or receive and each
data line has a dedicated DMA channel.
Serial ports are enabled via 12 programmable and simultaneous
receive or transmit pins that support up to 24 transmit or 24
receive channels of audio data when all six SPORTS are enabled,
or six full duplex TDM streams of 128 channels per frame.
The serial ports operate at a maximum data rate of 50M bits/s.
Serial port data can be automatically transferred to and from
on-chip memory via dedicated DMA channels. Each of the
serial ports can work in conjunction with another serial port to
provide TDM support. One SPORT provides two transmit sig-
nals while the other SPORT provides the two receive signals.
The frame sync and clock are shared.
Serial ports operate in four modes:
• Standard DSP serial mode
•Multichannel (TDM) mode
•I2S mode
• Left-justified sample pair mode
Figure 3. ADSP-21365/6 I/O Processor and Peripherals Block Diagram
16
3
PRECISION CLOCK
GENERATORS (2)
SPI PORT (1)
4
SERIAL PORTS (6)
INPUT
DATA PORTS (8)
TIMERS (3)
3
DMA CONTROLLER
PARALLEL PORT
4
GPIO FLAGS/IRQ/TIMEXP
ADDRESS/DATA BUS/ GPIO
CONTROL/GPIO
DIGITAL AUDIO INTERFACE
25 CHANNELS
TO PROCESSOR BUSES AND
SYSTEM MEMORY
IO ADDRESS
BUS (18)
SRC (8 CHANNELS)
SPDIF (RX/TX)
DTCP CIPHER
PWM (16)
IO DATA
BUS (32)
SPI PORT (1)
4
20
I/O PROCESSOR


Número de pieza similar - ADSP-21366SCSQ-ENG

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-21366 AD-ADSP-21366 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21366BBC-1AA AD-ADSP-21366BBC-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21366BBCZ-1AA AD-ADSP-21366BBCZ-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21366KBC-1AA AD-ADSP-21366KBC-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21366KBCZ-1AA AD-ADSP-21366KBCZ-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
More results

Descripción similar - ADSP-21366SCSQ-ENG

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21489BSWZ-4B AD-ADSP-21489BSWZ-4B Datasheet
1Mb / 68P
   SHARC Processor
REV. B
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
ADSP-21364 AD-ADSP-21364 Datasheet
853Kb / 52P
   SHARC Processor
Rev. PrB
ADSP-21375 AD-ADSP-21375 Datasheet
1Mb / 42P
   SHARC Processor
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com