MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

2–1

REV 3

5/95

1:6 Differential Clock

Distribution Chip

The MC10E/100E211 is a low skew 1:6 fanout device designed

explicitly for low skew clock distribution applications. The device can be

driven by either a differential or single-ended ECL or, if positive power

supplies are used, PECL input signal (PECL is an acronym for Positive

ECL, PECL levels are ECL levels referenced to +5V rather than ground).

If a single-ended input is to be used the VBB pin should be connected to

the CLK input and bypassed to ground via a 0.01

µF capacitor. The VBB

supply is designed to act as the switching reference for the input of the

E211 under single-ended input conditions, as a result this pin can only

source/sink up to 0.5mA of current.

The E211 features a multiplexed clock input to allow for the distribution

of a lower speed scan or test clock along with the high speed system

clock. When LOW (or left open in which case it will be pulled LOW by the

input pulldown resistor) the SEL pin will select the differential clock input.

Both a common enable and individual output enables are provided. When asserted the positive output will go LOW on the next

negative transition of the CLK (or SCLK) input. The enabling function is synchronous so that the outputs will only be

enabled/disabled when the outputs are already in the LOW state. In this way the problem of runt pulse generation during the

disable operation is avoided. Note that the internal flip flop is clocked on the falling edge of the input clock edge, therefore all

associated specifications are referenced to the negative edge of the CLK input.

The output transitions of the E211 are faster than the standard ECLinPS

™ edge rates. This feature provides a means of

distributing higher frequency signals than capable with the E111 device. Because of these edge rates and the tight skew limits

guaranteed in the specification, there are certain termination guidelines which must be followed. For more details on the

recommended termination schemes please refer to the applications information section of this data sheet.

FUNCTION TABLE

CLK

SCLK

SEL

ENx

Q

H/L

X

Z*

X

H/L

Z*

L

H

X

L

L

H

CLK

SCLK

L

* Z = Negative transition of CLK or SCLK

ECLinPS is a trademark of Motorola Inc.

MC10E211

MC100E211

1:6 DIFFERENTIAL

CLOCK DISTRIBUTION CHIP

FN SUFFIX

PLASTIC PACKAGE

CASE 776-02