Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

DAC11001A Datasheet(PDF) 11 Page - Texas Instruments

No. de Pieza. DAC11001A
Descripción  DACx1001 20-Bit, 18-Bit, and 16-Bit, Low-Noise, Ultra-Low Harmonic Distortion, Fast-Settling, High-Voltage Output, Digital-to-Analog Converters (DACs)
Descarga  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

DAC11001A Datasheet(HTML) 11 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 11 / 42 page
background image
11
DAC11001A, DAC91001, DAC81001
www.ti.com
SLASEL0 – OCTOBER 2019
Product Folder Links: DAC11001A DAC91001 DAC81001
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
7.7 Timing Requirements: Write, 2.7 V
≤ DV
DD < 4.5 V
all input signals are specified with tR = tF = 1 ns/V (10% to 90% of IOVDD) and timed from a voltage level of (VIL + VIH) / 2,
SDO loaded with 20 pF, and TA = –40°C to +125°C (unless otherwise noted)
MIN
NOM
MAX
UNIT
fSCLK
SCLK frequency, 1.7 V
≤ IOVDD < 2.7 V
20
MHz
SCLK frequency, 2.7 V
≤ IOVDD ≤ 4.5 V
25
tSCLKHIGH
SCLK high time, 1.7 V
≤ IOVDD < 2.7 V
25
ns
SCLK high time, 2.7 V
≤ IOVDD ≤ 4.5 V
20
tSCLKLOW
SCLK low time, 1.7 V
≤ IOVDD < 2.7 V
25
ns
SCLK low time, 2.7 V
≤ IOVDD ≤ 4.5 V
20
tSDIS
SDI setup, 1.7 V
≤ IOVDD < 2.7 V
21
ns
SDI setup, 2.7 V
≤ IOVDD ≤ 4.5 V
16
tSDIH
SDI hold, 1.7 V
≤ IOVDD < 2.7 V
21
ns
SDI hold, 2.7 V
≤ IOVDD ≤ 4.5 V
16
tCSS
SYNC falling edge to SCLK falling edge, 1.7 V
≤ IOVDD < 2.7 V
41
ns
SYNC falling edge to SCLK falling edge, 2.7 V
≤ IOVDD ≤ 4.5 V
36
tCSH
SCLK falling edge to SYNC rising edge, 1.7 V
≤ IOVDD < 2.7 V
25
ns
SCLK falling edge to SYNC rising edge, 2.7 V
≤ IOVDD ≤ 4.5 V
20
tCSHIGH
SYNC high time, 1.7 V
≤ IOVDD < 2.7 V
100
ns
SYNC high time, 2.7 V
≤ IOVDD ≤ 4.5 V
100
tCSIGNORE
SCLK falling edge to SYNC ignore, 1.7 V
≤ IOVDD < 2.7 V
10
ns
SCLK falling edge to SYNC ignore, 2.7 V
≤ IOVDD ≤ 4.5 V
5
tLDACSL
Synchronous update: SYNC rising edge to LDAC falling edge, 1.7 V
IOVDD < 2.7 V
100
ns
Synchronous update: SYNC rising edge to LDAC falling edge, 2.7 V
IOVDD ≤ 4.5 V
100
tLDACW
LDAC low time, 1.7 V
≤ IOVDD < 2.7 V
40
ns
LDAC low time, 2.7 V
≤ IOVDD ≤ 4.5 V
40
tCLRW
CLR low time, 1.7 V
≤ IOVDD < 2.7 V
40
ns
CLR low time, 2.7 V
≤ IOVDD ≤ 4.5 V
40


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn