Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS1515-CTM Datasheet(PDF) 8 Page - Gennum Corporation

No. de pieza GS1515-CTM
Descripción Electrónicos  HDTV Serial Digital Reclocker
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GENNUM [Gennum Corporation]
Página de inicio  http://www.gennum.com
Logo GENNUM - Gennum Corporation

GS1515-CTM Datasheet(HTML) 8 Page - Gennum Corporation

Back Button GS1515-CTM Datasheet HTML 4Page - Gennum Corporation GS1515-CTM Datasheet HTML 5Page - Gennum Corporation GS1515-CTM Datasheet HTML 6Page - Gennum Corporation GS1515-CTM Datasheet HTML 7Page - Gennum Corporation GS1515-CTM Datasheet HTML 8Page - Gennum Corporation GS1515-CTM Datasheet HTML 9Page - Gennum Corporation GS1515-CTM Datasheet HTML 10Page - Gennum Corporation GS1515-CTM Datasheet HTML 11Page - Gennum Corporation GS1515-CTM Datasheet HTML 12Page - Gennum Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 17 page
background image
522 - 23 - 01
8
DETAILED DESCRIPTION
The GS1515 is a single standard re-timer for serial digital
HDTV signals at 1.485Gb/s and 1.485/1.001Gb/s.
UNIQUE SLEW PHASE LOCK LOOP (S-PLL):
A unique feature of the GS1515 is the innovative slew phase
lock loop (S-PLL). When a step phase change is applied to
the PLL, the output phase gains constant rate of change
with respect to time. This behavior is termed slew. Figure 13
shows an example of input and output phase variation over
time for slew and linear (conventional) PLLs. Since the
slewing is a non-linear behavior, the small signal analysis
cannot be done in the same way as it is done for the
standard PLL. However, it is still possible to plot input jitter
transfer characteristics at a constant input jitter modulation.
Fig. 13 PLL Characteristics
Slew PLLs offer several advantages such as excellent noise
immunity. Because of the infinite bandwidth for an infinitely
small input jitter modulation (or jitter introduced by VCO),
the loop corrects for that immediately thus the small signal
noise of the VCO is cancelled. The GS1515 uses an
extremely
clean,
external
VCO
called
the
GO1515
(reference should be made to the GO1515 Data Sheet). In
addition, the bi-state digital phase detector provides
constant loop bandwidth that is independent of the data
transition density. The loop bandwidth of a conventional tri-
stable charge pump drops with reducing data transitions.
During pathological signals, the data transition density
reduces from 0.5 to 0.05, but the slew PLL’s performance
does not change.
Lastly, because most of the PLL circuitry is digital, it is very
robust similar to any other digital systems which are
generally more robust than their analog counterparts.
Additionally signals like DM/DM which represent the internal
functionality can be generated without adding additional
artifacts. Thus, system debugging is also possible with
these features. The complete slew PLL is made up of
several blocks including the phase detector, the charge
pump and an external Voltage Controlled Oscillator (VCO).
For the device descriptions, reference should be made to
the Functional Block Diagram on the cover page of the data
sheet.
INPUT BUFFER
The input buffer is a self-biased circuit. On-chip 50
termination resistors provide a seamless interface for other
HD-LINX™ products such as the GS1504 Adaptive Cable
Equalizer.
PHASE DETECTOR
The phase detector portion of the slew PLL used in GS1515
is a bi-level digital phase detector. It indicates whether the
data transition occurred before or after with respect to the
falling edge of the internal clock. When the phase detector
is locked, the data transition edges are aligned to the falling
edge of the clock. The input data is then sampled by the
rising edge of the clock, as shown in Figure 14. In this
manner, the allowed input jitter is 1UI p-p in an ideal
situation. However, due to setup and hold time, the GS1515
typically achieves 0.8UI p-p input jitter tolerance without
causing any errors in this block. When the signal is locked
to the internal clock, the control output from the phase
detector is refreshed at the transition of each rising edge of
the data input. During this time, the phase of the clock drifts
in one direction.
Fig. 14 Phase Detector Characteristics
0.2
0.1
0.0
INPUT
OUTPUT
SLEW PLL RESPONSE
0.2
0.1
0.0
INPUT
OUTPUT
LINEAR (CONVENTIONAL) PLL RESPONSE
IN-PHASE CLOCK
INPUT DATA
WITH JITTER
OUTPUT DATA
0.8UI
RE-TIMING
EDGE
PHASE ALIGNMENT
EDGE


Número de pieza similar - GS1515-CTM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Gennum Corporation
GS1510 GENNUM-GS1510 Datasheet
106Kb / 11P
   HDTV Serial Digital Deformatter
GS1510-CQR GENNUM-GS1510-CQR Datasheet
106Kb / 11P
   HDTV Serial Digital Deformatter
logo
DAESAN ELECTRONIC CORP.
GS1510FL DAESAN-GS1510FL Datasheet
394Kb / 2P
   STANDARD RECTIFIER
logo
Pan Jit International I...
GS1510FL-AU PANJIT-GS1510FL-AU Datasheet
545Kb / 5P
   SURFACE GENERAL PURPOSE RECTIFIERS
June 13,2017-REV.03
logo
Gennum Corporation
GS1511 GENNUM-GS1511 Datasheet
131Kb / 9P
   HD-LINX -TM GS1511 HDTV Serial Digital Formatter
More results

Descripción similar - GS1515-CTM

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Gennum Corporation
GS9035A GENNUM-GS9035A Datasheet
239Kb / 14P
   Serial Digital Reclocker
GS9015A GENNUM-GS9015A Datasheet
138Kb / 13P
   Serial Digital Reclocker
GS1522 GENNUM-GS1522 Datasheet
414Kb / 20P
   HDTV Serial Digital Serializer
GS1510 GENNUM-GS1510 Datasheet
106Kb / 11P
   HDTV Serial Digital Deformatter
GS1522 GENNUM-GS1522_04 Datasheet
449Kb / 20P
   HDTV Serial Digital Serializer
logo
Semtech Corporation
EBK-GS6150-00 SEMTECH-EBK-GS6150-00 Datasheet
217Kb / 3P
   Multi-Rate Serial Digital Reclocker
logo
Gennum Corporation
GS1545 GENNUM-GS1545_04 Datasheet
279Kb / 19P
   HDTV Serial Digital Equalizing Receiver
GS9015B GENNUM-GS9015B Datasheet
114Kb / 13P
   GENLINX-TM GS9015B Serial Digital Reclocker
GS1545 GENNUM-GS1545 Datasheet
198Kb / 19P
   HDTV Serial Digital Equalizing Receiver
GS1540 GENNUM-GS1540_04 Datasheet
238Kb / 17P
   HDTV Serial Digital Non-Equalizing Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com