Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS8161E36T-166 Datasheet(PDF) 27 Page - GSI Technology

No. de pieza GS8161E36T-166
Descripción Electrónicos  1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8161E36T-166 Datasheet(HTML) 27 Page - GSI Technology

Back Button GS8161E36T-166 Datasheet HTML 23Page - GSI Technology GS8161E36T-166 Datasheet HTML 24Page - GSI Technology GS8161E36T-166 Datasheet HTML 25Page - GSI Technology GS8161E36T-166 Datasheet HTML 26Page - GSI Technology GS8161E36T-166 Datasheet HTML 27Page - GSI Technology GS8161E36T-166 Datasheet HTML 28Page - GSI Technology GS8161E36T-166 Datasheet HTML 29Page - GSI Technology GS8161E36T-166 Datasheet HTML 30Page - GSI Technology GS8161E36T-166 Datasheet HTML 31Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 36 page
background image
GS8161E18(T/D)/GS816132(D)/GS816136(T/D)
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.13 11/2004
27/36
© 1999, GSI Technology
SAMPLE/PRELOAD
SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is
loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and
I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and
are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because
the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents
while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will
not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the
TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP
operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then
places the boundary scan register between the TDI and TDO pins.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with
all logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is
still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command.
Then the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output
drivers on the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruc-
tion is selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not asso-
ciated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR
state, the RAM’s output pins drive out the value of the Boundary Scan Register location with which each output pin is associ-
ated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.


Número de pieza similar - GS8161E36T-166

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8161E36BD-150 GSI-GS8161E36BD-150 Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150I GSI-GS8161E36BD-150I Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150IV GSI-GS8161E36BD-150IV Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150V GSI-GS8161E36BD-150V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-200 GSI-GS8161E36BD-200 Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
More results

Descripción similar - GS8161E36T-166

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8160V18AT GSI-GS8160V18AT Datasheet
489Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018DGT-250I GSI-GS816018DGT-250I Datasheet
255Kb / 25P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT GSI-GS816018BT Datasheet
925Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160F18T GSI-GS8160F18T Datasheet
544Kb / 22P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160E18BT-V GSI-GS8160E18BT-V Datasheet
926Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160EV18AT GSI-GS8160EV18AT Datasheet
490Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT-V GSI-GS816018BT-V Datasheet
927Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018 GSI-GS816018 Datasheet
810Kb / 28P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816036DGT-250IV GSI-GS816036DGT-250IV Datasheet
245Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
logo
List of Unclassifed Man...
GS816118 ETC1-GS816118 Datasheet
901Kb / 36P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com