Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

GS8161E36D-133I Datasheet(PDF) 1 Page - GSI Technology

No. de pieza GS8161E36D-133I
Descripción Electrónicos  1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8161E36D-133I Datasheet(HTML) 1 Page - GSI Technology

  GS8161E36D-133I Datasheet HTML 1Page - GSI Technology GS8161E36D-133I Datasheet HTML 2Page - GSI Technology GS8161E36D-133I Datasheet HTML 3Page - GSI Technology GS8161E36D-133I Datasheet HTML 4Page - GSI Technology GS8161E36D-133I Datasheet HTML 5Page - GSI Technology GS8161E36D-133I Datasheet HTML 6Page - GSI Technology GS8161E36D-133I Datasheet HTML 7Page - GSI Technology GS8161E36D-133I Datasheet HTML 8Page - GSI Technology GS8161E36D-133I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 36 page
background image
GS8161E18(T/D)/GS816132(D)/GS816136(T/D)
1M x 18, 512K x 32, 512K x 36
18Mb Sync Burst SRAMs
250 MHz–133 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
100-Pin TQFP & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 2.13 11/2004
1/36
© 1999, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline
operation
• Dual Cycle Deselect (DCD) operation
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Default to Interleaved Pipeline mode
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 100-lead TQFP and 165-bump BGA
packages
Functional Description
Applications
The GS8161E18(T/D)/GS8161E32(D)/GS8161E36(T/D) is a
18,874,368-bit high performance synchronous SRAM with a 2-bit
burst address counter. Although of a type originally developed for
Level 2 Cache applications supporting high performance CPUs, the
device now finds application in synchronous SRAM applications,
ranging from DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control inputs
(ADSP, ADSC, ADV) and write control inputs (Bx, BW, GW) are
synchronous and are controlled by a positive-edge-triggered clock
input (CK). Output enable (G) and power down control (ZZ) are
asynchronous inputs. Burst cycles can be initiated with either ADSP
or ADSC inputs. In Burst mode, subsequent burst addresses are
generated internally and are controlled by ADV. The burst address
counter may be configured to count in either linear or interleave order
with the Linear Burst Order (LBO) input. The Burst function need not
be used. New addresses can be loaded on every cycle with no
degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the user
via the FT mode pin (Pin 14). Holding the FT mode pin low places the
RAM in Flow Through mode, causing output data to bypass the Data
Output Register. Holding FT high places the RAM in Pipeline mode,
activating the rising-edge-triggered Data Output Register.
DCD Pipelined Reads
The GS8161E18(T/D)/GS8161E32(D)/GS8161E36(T/D) is a DCD
(Dual Cycle Deselect) pipelined synchronous SRAM. SCD (Single
Cycle Deselect) versions are also available. DCD SRAMs pipeline
disable commands to the same degree as read commands. DCD
RAMs hold the deselect command for one full cycle and then begin
turning off their outputs just after the second rising edge of clock.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable (BW)
input combined with one or more individual byte write signals (Bx).
In addition, Global Write (GW) is available for writing all bytes at one
time, regardless of the Byte Write control inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High) of
the ZZ signal, or by stopping the clock (CK). Memory data is retained
during Sleep mode.
Core and Interface Voltages
The GS8161E18(T/D)/GS8161E32(D)/GS8161E36(T/D) operates on
a 2.5 V or 3.3 V power supply. All input are 3.3 V and 2.5 V
compatible. Separate output power (VDDQ) pins are used to decouple
output noise from the internal circuits and are 3.3 V and 2.5 V
compatible.
Parameter Synopsis
-250
-225
-200
-166
-150
-133
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
4.0
2.7
4.4
3.0
5.0
3.4
6.0
3.8
6.7
4.0
7.5
ns
ns
3.3 V
Curr (x18)
Curr (x36)
280
330
255
300
230
270
200
230
185
215
165
190
mA
mA
2.5 V
Curr (x18)
Curr (x36)
275
320
250
295
230
265
195
225
180
210
165
185
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
5.5
5.5
6.0
6.0
6.5
6.5
7.0
7.0
7.5
7.5
8.5
8.5
ns
ns
3.3 V
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA
2.5 V
Curr (x18)
Curr (x36)
175
200
165
190
160
180
150
170
145
165
135
150
mA
mA


Número de pieza similar - GS8161E36D-133I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8161E36BD-150 GSI-GS8161E36BD-150 Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150I GSI-GS8161E36BD-150I Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150IV GSI-GS8161E36BD-150IV Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-150V GSI-GS8161E36BD-150V Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
GS8161E36BD-200 GSI-GS8161E36BD-200 Datasheet
1Mb / 35P
   1M x 18, 512K x 36, 512K x 36 18Mb Sync Burst SRAMs
More results

Descripción similar - GS8161E36D-133I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
GSI Technology
GS8160V18AT GSI-GS8160V18AT Datasheet
489Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018DGT-250I GSI-GS816018DGT-250I Datasheet
255Kb / 25P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT GSI-GS816018BT Datasheet
925Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160F18T GSI-GS8160F18T Datasheet
544Kb / 22P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160E18BT-V GSI-GS8160E18BT-V Datasheet
926Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS8160EV18AT GSI-GS8160EV18AT Datasheet
490Kb / 24P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018BT-V GSI-GS816018BT-V Datasheet
927Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816018 GSI-GS816018 Datasheet
810Kb / 28P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
GS816036DGT-250IV GSI-GS816036DGT-250IV Datasheet
245Kb / 23P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
logo
List of Unclassifed Man...
GS816118 ETC1-GS816118 Datasheet
901Kb / 36P
   1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com