Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

UPD703103A Datasheet(PDF) 37 Page - NEC

No. de Pieza. UPD703103A
Descripción  32-Bit Single-Chip Microcontrollers
Descarga  99 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  NEC [NEC]
Página de inicio  http://www.nec.com/
Logo 

UPD703103A Datasheet(HTML) 37 Page - NEC

Zoom Inzoom in Zoom Outzoom out
 37 / 99 page
background image
CHAPTER 3 SPECIFICATIONS OF PCI HOST BRIDGE MACRO
Application Note U17121EJ1V1AN
37
(2) How to access PCI configuration register
• Write access
Set the access target register address to the PCI_CONFIG_ADD register
Write the access target register setting value to the PCI_CONFIG_DATA register
• Read access
Set the access target register address to the PCI_CONFIG_ADD register
Read the PCI_CONFIG_DATA register
3.4.3 PCI_CONTROL register
After reset: 07000100H
R/W
Offset address: 08H
31
24 23
17 16 15
8
7
5
4
3
2
1
0
PCI_PARKCNT
0
0
0
0
0
0
0
PCI_REQ
0
0
0
0
Bit Name
R/W
Function
PCI_PARKCNT
R/W
Sets the time for shifting to bus parking.
At the default value, bus parking is performed seven clocks after the bus status becomes IDLE.
The counter is started when FRAME# = High and IRDY# = High.
PCI_BPMODE
R/W
Sets the bus parking master.
0: Limited to this macro
1: Master accessed last
PCI_REQ
R/W
Enables/disables the REQ# signal (I_REQ_B1 to I_REQ_B7 pins) from the bus master.
Bit 0 of this field (bit 8 of the PCI_CONTROL register) is assigned to the PCI host bridge macro,
and is always 1.
0: Disabled
1: Enabled
PCI_RESET
R/W
Sets the reset status of the PCI bus.
0: Reset status
1: Reset released
TARGET_EN
R/W
Sets the operation of the PCI bus target of the PCI host bridge macro.
0: Do not respond to main memory (SDRAM) access from the PCI device
1: Respond to main memory (SDRAM) access from the PCI device
MEM_EN
R/W
Enables/disables access from the CPU to the PCI memory area.
0: Access disabled
1: Access enabled
IO_EN
R/W
Enables/disables access from the CPU to the PCI I/O area.
0: Access disabled
1: Access enabled


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn