Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

UPD703103A Datasheet(PDF) 39 Page - NEC

No. de Pieza. UPD703103A
Descripción  32-Bit Single-Chip Microcontrollers
Descarga  99 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  NEC [NEC]
Página de inicio  http://www.nec.com/
Logo 

UPD703103A Datasheet(HTML) 39 Page - NEC

Zoom Inzoom in Zoom Outzoom out
 39 / 99 page
background image
CHAPTER 3 SPECIFICATIONS OF PCI HOST BRIDGE MACRO
Application Note U17121EJ1V1AN
39
3.4.6 PCI_INT_CTL register
The PCI_INT_CTL register shows the interrupt sources of the PCI bus error interrupt (O_PCIHOST_INT) and
controls masking and clearing of these interrupts.
This function is used only for debugging and is not used in normal operation.
After reset: 000x0F00H
R/W
Offset address: 18H
31
20 19 18 17 16 15
12 11 10
9
8
7
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit Name
R/W
Function
CLR_SERR
W
Clears the PCI bus system error (SERR# reception) interrupt.
1: Cleared
CLR_PERR
W
Clears the PCI bus parity error (PERR# reception) interrupt.
1: Cleared
CLR_MAB
W
Clears the PCI bus master abort interrupt.
1: Cleared
CLR_TAB
W
Clears the PCI bus target abort interrupt.
1: Cleared
MSK_SERR
R/W
Sets the mask status of the PCI bus system error (SERR# reception) interrupt.
0: Not masked
1: Masked
MSK_PERR
R/W
Sets the mask status of the PCI bus parity error (PERR# reception) interrupt.
0: Not masked
1: Masked
MSK_MAB
R/W
Sets the mask status of the PCI bus master abort interrupt.
0: Not masked
1: Masked
MSK_TAB
R/W
Sets the mask status of the PCI bus target abort interrupt.
0: Not masked
1: Masked
SERR
R
Detects the occurrence status of a PCI bus system error (SERR# reception).
1: System error occurred
PERR
R
Detects the occurrence status of the PCI bus parity error (PERR# reception).
1: Parity error occurred
MABORT
R
Detects the occurrence status of the PCI bus master abort.
1: Master abort occurred
TABORT
R
Detects the occurrence status of the PCI bus target abort.
1: Target abort occurred


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn