Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD1839 Datasheet(PDF) 11 Page - Analog Devices

No. de pieza AD1839
Descripción Electrónicos  2 ADC, 6 DAC, 96 kHz, 24-Bit sigma-delta Codec
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD1839 Datasheet(HTML) 11 Page - Analog Devices

Back Button AD1839 Datasheet HTML 7Page - Analog Devices AD1839 Datasheet HTML 8Page - Analog Devices AD1839 Datasheet HTML 9Page - Analog Devices AD1839 Datasheet HTML 10Page - Analog Devices AD1839 Datasheet HTML 11Page - Analog Devices AD1839 Datasheet HTML 12Page - Analog Devices AD1839 Datasheet HTML 13Page - Analog Devices AD1839 Datasheet HTML 14Page - Analog Devices AD1839 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 24 page
background image
REV. B
AD1839
–11–
FUNCTIONAL OVERVIEW
ADCs
There are two ADC channels in the AD1839, configured as a
stereo pair. Each ADC has fully differential inputs. The ADC
section can operate at a sample rate of up to 96 kHz. The ADCs
include on-board digital decimation filters with 120 dB stop-band
attenuation and linear phase response, operating at an over-
sampling ratio of 128 (for 48 kHz operation) or 64 (for 96 kHz
operation).
ADC peak level information for each ADC may be read from
the ADC Peak 0 and ADC Peak 1 registers. The data is supplied
as a 6-bit word with a maximum range of 0 dB to –63 dB and a
resolution of 1 dB. The registers will hold peak information until
read; after reading, the registers are reset so that new peak
information can be acquired. Refer to the register description
for details of the format. The two ADC channels have a common
serial bit clock and a left-right framing clock. The clock signals
are all synchronous with the sample rate.
The ADC digital pins, ABCLK and ALRCLK, can be set to
operate as inputs or outputs by connecting the
M/S pin to
ODVDD or DGND, respectively. When the pins are set as
outputs, the AD1839 will generate the timing signals. When
the pins are set as inputs, the timing must be generated by the
external audio controller.
DACs
The AD1839 has six DAC channels arranged as three independent
stereo pairs, with six single-ended analog outputs. Each channel
has its own independently programmable attenuator, adjustable
in 1024 linear steps. Digital inputs are supplied through three
serial data input pins (one for each stereo pair) and a common
frame (DLRCLK) and bit (DBCLK) clock. Alternatively, one
of the packed data modes may be used to access all six channels
on a single TDM data pin. A stereo replicate feature is included
where the DAC data sent to the first DAC pair is also sent to the
other DACs in the part. The AD1839 can accept DAC data at a
sample rate of 192 kHz on DAC 1 only. The stereo replicate
feature can then be used to copy the audio data to the other DACs.
Each of the output pins sits at a dc level of VREF and swings
± 1.4 V for a 0 dB digital input signal. A single op amp third
order external low-pass filter is recommended to remove high
frequency noise present on the output pins. Note that the use of
op amps with low slew rate or low bandwidth may cause high
frequency noise and tones to fold down into the audio band;
care should be exercised in selecting these components.
The FILTD pin should be connected to an external grounded
capacitor. This pin is used to reduce the noise of the internal
DAC bias circuitry, thereby reducing the DAC output noise. In
some cases, this capacitor may be eliminated with little effect
on performance.
DAC and ADC Coding
The DAC and ADC output data stream is in a twos complement
encoded format. The word width can be selected from 16-bit,
20-bit, or 24-bit. The coding scheme is detailed in Table I.
Table I. Coding Scheme
Code
Level
01111......1111
+FS
00000......0000
0 (Ref Level)
10000......0000
–FS
Clock Signals
The DAC and ADC engines in the AD1839 are designed to oper-
ate from a 24.576 MHz internal master clock (IMCLK). This
clock is used to generate 48 kHz and 96 kHz sampling on the
ADC and 48 kHz, 96 kHz, and 192 kHz on the DAC, although
the 192 kHz option is available only on one DAC pair. The
stereo replicate feature can be used to copy this DAC data to
the other DACs if required.
To facilitate the use of the different MCLK values, the AD1839
provides a clock scaling feature. The MCLK scaler can be pro-
grammed via the SPI port to scale the MCLK by a factor of 1
(pass through), 2 (doubling), or 2/3. The default setting of the
MCLK scaler is 2, which will generate 48 kHz sampling from a
12.288 MHz MCLK. Additional sample rates can be achieved
by changing the MCLK value. For example, the CD standard
sampling frequency of 44.1 kHz can be achieved using an
11.2896 kHz MCLK. Figure 2 shows the internal configura-
tion of the clock scaler and converter engines.
DAC ENGINE
CLOCK SCALING
1
2/3
MCLK
12.288MHz
DAC INPUT
INTERPOLATION
FILTER
-
MODULATOR
DAC
48kHz/96kHz/192kHz
ADC OUTPUT
48kHz/96kHz
ANALOG
OUTPUT
ANALOG
INPUT
IMCLK = 24.576MHz
ADC ENGINE
OPTIONAL
HPF
DECIMATOR/
FILTER
-
MODULATOR
2
Figure 2. Modulator Clocking Scheme


Número de pieza similar - AD1839

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD1839A AD-AD1839A Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1839AAS AD-AD1839AAS Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1839AAS-REEL AD-AD1839AAS-REEL Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1839AASZ-REEL1 AD-AD1839AASZ-REEL1 Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1839AASZ1 AD-AD1839AASZ1 Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
More results

Descripción similar - AD1839

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD1839A AD-AD1839A Datasheet
674Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1839A AD-AD1839A_15 Datasheet
681Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
REV. B
AD1838 AD-AD1838 Datasheet
424Kb / 24P
   2 ADC, 6 DAC,96 kHz, 24-Bit Codec
REV. 0
AD1838A AD-AD1838A_15 Datasheet
537Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1839 AD-AD1839_15 Datasheet
325Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1838 AD-AD1838_15 Datasheet
501Kb / 24P
   2 ADC, 6 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1835 AD-AD1835_15 Datasheet
705Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1837A AD-AD1837A_15 Datasheet
407Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. A
AD1837 AD-AD1837 Datasheet
523Kb / 24P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. B
AD1835 AD-AD1835 Datasheet
326Kb / 23P
   2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
REV. PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com