Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

MX29VL033MTMC-10G Datasheet(PDF) 16 Page - Macronix International

No. de Pieza. MX29VL033MTMC-10G
Descarga  71 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  MCNIX [Macronix International]
Página de inicio
Logo MCNIX - Macronix International

MX29VL033MTMC-10G Datasheet(HTML) 16 Page - Macronix International

Back Button MX29VL033MTMC-10G Hoja de datos HTML 12Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 13Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 14Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 15Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 16Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 17Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 18Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 19Page - Macronix International MX29VL033MTMC-10G Hoja de datos HTML 20Page - Macronix International Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 71 page
background image
REV. 1.0, FEB. 27, 2006
MX29LA129M H/L
When using both pins of CEx and RESET#, the device
enter CMOS Standby with both pins held at VCC
If CEx and RESET# are held at VIH, but not within the
range of VCC
±0.3V, the device will still be in the standby
mode, but the standby current will be larger. During Auto
Algorithm operation, VCC active current (ICC2) is required
even CEx = "H" until the operation is completed. The
device can be read with standard access time (tCE) from
either of these standby modes, before it is ready to read
The automatic sleep mode minimizes Flash device en-
ergy consumption.The device automatically enables this
mode when address remain stable for tACC+30ns. The
automatic sleep mode is independent of the CEx, WE#,
and OE# control signals. Standard address access tim-
ings provide new data when addresses are changed.While
in sleep mode, output data is latched and always avail-
able to the system. ICC4 in the DC Characteristics table
represents the automatic sleep mode current specifica-
With the OE# input at a logic high level (VIH), output
from the devices are disabled. This will cause the output
pins to be in a high impedance state.
The RESET# pin provides a hardware method of resetting
the device to reading array data. When the RESET# pin
is driven low for at least a period of tRP, the device
immediately terminates any operation in progress,
tristates all output pins, and ignores all read/write
commands for the duration of the RESET# pulse. The
device also resets the internal state machine to reading
array data. The operation that was interrupted should be
reinitiated once the device is ready to accept another
command sequence, to ensure data integrity
Current is reduced for the duration of the RESET# pulse.
When RESET# is held at VSS
±0.3V, the device draws
CMOS standby current (ICC4). If RESET# is held at VIL
but not within VSS
±0.3V, the standby current will be
The RESET# pin may be tied to system reset circuitry.
A system reset would that also reset the Flash memory,
enabling the system to read the boot-up firmware from
the Flash memory.
If RESET# is asserted during a program or erase
operation, the RY/BY# pin remains a "0" (busy) until the
internal reset operation is complete, which requires a time
of tREADY (during Embedded Algorithms). The system
can thus monitor RY/BY# to determine whether the reset
operation is complete. If RESET# is asserted when a
program or erase operation is completed within a time of
tREADY (not during Embedded Algorithms). The system
can read data tRH after the RESET# pin returns to VIH.
Refer to the AC Characteristics tables for RESET#
parameters and to Figure 3 for the timing diagram.
The MX29LA129M H/L features hardware sector group
protection. This feature will disable both program and
erase operations for these sector group protected. In
this device, a sector group consists of four adjacent sec-
tors which are protected or unprotected at the same time.
To activate this mode, the programming equipment must
force VID on address pin A10 and control pin OE#, (sug-
gest VID = 12V) A7 = VIL and CEx = VIL. (see Table 2)
Programming of the protection circuitry begins on the
falling edge of the WE# pulse and is terminated on the
rising edge. Please refer to sector group protect algo-
rithm and waveform.
MX29LA129M H/L also provides another method. Which
requires VID on the RESET# only. This method can be
implemented either in-system or via programming equip-
ment. This method uses standard microprocessor bus
cycle timing.
To verify programming of the protection circuitry, the pro-
gramming equipment must force VID on address pin A10
( with CEx and OE# at VIL and WE# at VIH). When
A2=1, it will produce a logical "1" code at device output
Q0 for a protected sector. Otherwise the device will pro-
duce 00H for the unprotected sector. In this mode, the
addresses, except for A2, are don't care. Address loca-
tions with A2 = VIL are reserved to read manufacturer
and device codes. (Read Silicon ID)

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71 

Datasheet Download

Go To PDF Page

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :