Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
GS8161V36CD-250I Datasheet(PDF) 6 Page - GSI Technology |
|
GS8161V36CD-250I Datasheet(HTML) 6 Page - GSI Technology |
6 / 28 page GS8161V18/36CD-333/300/250 Preliminary Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.01 2/2005 6/28 © 2004, GSI Technology Note: There are pull-up devices on the FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables. Burst Counter Sequences BPR 1999.05.18 Mode Pin Functions Mode Name Pin Name State Function Burst Order Control LBO L Linear Burst H Interleaved Burst Output Register Control FT L Flow Through H or NC Pipeline Power Down Control ZZ L or NC Active H Standby, IDD = ISB Note: The burst counter wraps to initial state on the 5th clock. Note: The burst counter wraps to initial state on the 5th clock. Linear Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00011011 2nd address 01 10 11 00 3rd address 10 11 00 01 4th address 11000110 Interleaved Burst Sequence A[1:0] A[1:0] A[1:0] A[1:0] 1st address 00011011 2nd address 01 00 11 10 3rd address 10110001 4th address 11100100 |
Número de pieza similar - GS8161V36CD-250I |
|
Descripción similar - GS8161V36CD-250I |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |