Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADSP-21363SKBCZENG Datasheet(PDF) 11 Page - Analog Devices

No. de pieza ADSP-21363SKBCZENG
Descripción Electrónicos  SHARC Processor
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADSP-21363SKBCZENG Datasheet(HTML) 11 Page - Analog Devices

Back Button ADSP-21363SKBCZENG Datasheet HTML 7Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 8Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 9Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 10Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 11Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 12Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 13Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 14Page - Analog Devices ADSP-21363SKBCZENG Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 44 page
background image
ADSP-21363
Preliminary Technical Data
Rev. PrA
|
Page 11 of 44
|
September 2004
DAI_P20–1
I/O/T
(pu)
Three-state with
programmable
pullup
Digital Audio Interface Pins. These pins provide the physical interface to the SRU.
The SRU configuration registers define the combination of on-chip peripheral inputs
or outputs connected to the pin and to the pin’s output enable. The configuration
registers of these peripherals then determines the exact behavior of the pin. Any input
or output signal present in the SRU may be routed to any of these pins. The SRU
provides the connection from the Serial ports, Input data port, precision clock gener-
ators and timers, and SPI to the DAI_P20–1 pins These pins have internal 22.5 k
pullup resistors which are enabled on reset. These pullups can be disabled in the
DAI_PIN_PULLUP register.
SPICLK
I/O
(pu)
Three-state with
pullup enabled
Serial Peripheral Interface Clock Signal. Driven by the master, this signal controls
the rate at which data is transferred. The master may transmit data at a variety of baud
rates. SPICLK cycles once for each bit transmitted. SPICLK is a gated clock that is active
during data transfers, only for the length of the transferred word. Slave devices ignore
the serial clock if the slave select input is driven inactive (HIGH). SPICLK is used to shift
out and shift in the data driven on the MISO and MOSI lines. The data is always shifted
out on one clock edge and sampled on the opposite edge of the clock. Clock polarity
and clock phase relative to data are programmable into the SPICTL control register
and define the transfer format. SPICLK has a 22.5 k
Ω internal pullup resistor.
SPIDS
I
Input only
Serial Peripheral Interface Slave Device Select. An active low signal used to select
the processor as an SPI slave device. This input signal behaves like a chip select, and
is provided by the master device for the slave devices. In multimaster mode the DSPs
SPIDS signal can be driven by a slave device to signal to the processor (as SPI master)
that an error has occurred, as some other device is also trying to be the master device.
If asserted low when the device is in master mode, it is considered a multimaster error.
For a single-master, multiple-slave configuration where flag pins are used, this pin
must be tied or pulled high to VDDEXT on the master device. For ADSP-21363 to
ADSP-21363 SPI interaction, any of the master ADSP-21363's flag pins can be used to
drive the SPIDS signal on the ADSP-21363 SPI slave device.
MOSI
I/O (O/D)
(pu)
Three-state with
pullup enabled
SPI Master Out Slave In. If the ADSP-21363 is configured as a master, the MOSI pin
becomes a data transmit (output) pin, transmitting output data. If the ADSP-21363 is
configured as a slave, the MOSI pin becomes a data receive (input) pin, receiving input
data. In an ADSP-21363 SPI interconnection, the data is shifted out from the MOSI
output pin of the master and shifted into the MOSI input(s) of the slave(s). MOSI has a
22.5 k
Ω internal pullup resistor.
MISO
I/O (O/D)
(pu)
Three-state with
pullup enabled
SPI Master In Slave Out. If the ADSP-21363 is configured as a master, the MISO pin
becomes a data receive (input) pin, receiving input data. If the ADSP-21363 is
configured as a slave, the MISO pin becomes a data transmit (output) pin, transmitting
output data. In an ADSP-21363 SPI interconnection, the data is shifted out from the
MISO output pin of the slave and shifted into the MISO input pin of the master. MISO
has a 22.5 k
Ω internal pullup resistor. MISO can be configured as O/D by setting the
OPD bit in the SPICTL register.
Note: Only one slave is allowed to transmit data at any given time. To enable broadcast
transmission to multiple SPI-slaves, the processor's MISO pin may be disabled by
setting (=1) bit 5 (DMISO) of the SPICTL register.
BOOTCFG1–0
I
Input only
Boot Configuration Select. This pin is used to select the boot mode for the processor.
The BOOTCFG pins must be valid before reset is asserted. See Table 5 for a description
of the boot modes.
Table 3. Pin Descriptions (Continued)
Pin
Type
State During &
After Reset
Function


Número de pieza similar - ADSP-21363SKBCZENG

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-21363 AD-ADSP-21363 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBC-1AA AD-ADSP-21363BBC-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBC-1AA AD-ADSP-21363BBC-1AA Datasheet
1Mb / 56P
   SHARC Processors
Rev. G
ADSP-21363BBCZ-1AA AD-ADSP-21363BBCZ-1AA Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21363BBCZ-1AA AD-ADSP-21363BBCZ-1AA Datasheet
1Mb / 56P
   SHARC Processors
Rev. G
More results

Descripción similar - ADSP-21363SKBCZENG

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-21262 AD-ADSP-21262 Datasheet
1Mb / 44P
   SHARC Processor
REV. A
ADSP-21362 AD-ADSP-21362 Datasheet
2Mb / 52P
   SHARC Processor
REV. A
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
949Kb / 64P
   SHARC Processor
Rev. F
ADSP-21489BSWZ-4B AD-ADSP-21489BSWZ-4B Datasheet
1Mb / 68P
   SHARC Processor
REV. B
ADSP-21477KCPZ-1A AD-ADSP-21477KCPZ-1A Datasheet
1Mb / 76P
   SHARC Processor
REV. C
ADSP-21060CZ-160 AD-ADSP-21060CZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21062LCSZ-160 AD-ADSP-21062LCSZ-160 Datasheet
811Kb / 64P
   SHARC Processor
Rev. F
ADSP-21060KS-160 AD-ADSP-21060KS-160 Datasheet
817Kb / 64P
   SHARC Processor
Rev. F
ADSP-21469BBCZ-3 AD-ADSP-21469BBCZ-3 Datasheet
2Mb / 72P
   SHARC Processor
REV. 0
ADSP-21364 AD-ADSP-21364 Datasheet
853Kb / 52P
   SHARC Processor
Rev. PrB
ADSP-21375 AD-ADSP-21375 Datasheet
1Mb / 42P
   SHARC Processor
Rev. PrB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com