Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

MC68HC08AS32A Datasheet(PDF) 92 Page - Motorola, Inc

No. de Pieza. MC68HC08AS32A
Descripción  Microcontrollers
Descarga  296 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  MOTOROLA [Motorola, Inc]
Página de inicio  http://www.freescale.com
Logo 

MC68HC08AS32A Datasheet(HTML) 92 Page - Motorola, Inc

Zoom Inzoom in Zoom Outzoom out
 92 / 296 page
background image
Byte Data Link Controller-Digital (BDLC-D)
Data Sheet
MC68HC08AS32A — Rev. 1
92
Byte Data Link Controller-Digital (BDLC-D)
MOTOROLA
transmission. When the last byte of the IFR has been loaded into the BDR, the
programmer should set the TEOD bit in the BDLC control register 2 (BCR2).
This will instruct the BDLC to transmit a CRC byte once the byte in the BDR is
transmitted and then transmit an EOD symbol, indicating the end of the IFR
portion of the message frame.
However, if the programmer wishes to transmit a single byte followed by a CRC
byte, the programmer should load the byte into the BDR before the EOD symbol
has been received, and then set the TMIFR1 bit. Once the TDRE interrupt
occurs, the programmer should then set the TEOD bit in the BCR2. This will
result in the byte in the BDR being the only byte transmitted before the IFR CRC
byte, and no TDRE interrupt will be generated.
If the programmer attempts to set the TMIFR1 bit immediately after the EOD
symbol has been received from the bus, the TMIFR1 bit will remain in the reset
state, and no attempt will be made to transmit an IFR byte.
If a loss of arbitration occurs when the BDLC is transmitting any byte of a
multiple byte IFR, the BDLC will go to the loss of arbitration state, set the
appropriate flag, and cease transmission.
If the BDLC loses arbitration during the IFR, the TMIFR1 bit will be cleared and
no attempt will be made to retransmit the byte in the BDR. If loss of arbitration
occurs in the last two bits of the IFR byte, two additional 1 bits will be sent out.
NOTE:
The extra logic 1s are an enhancement to the J1850 protocol which forces a byte
boundary condition fault. This is helpful in preventing noise from going onto the
J1850 bus from a corrupted message.
TMIFR0 — Transmit Multiple Byte IFR without CRC (Type 3) Bit
The TMIFR0 bit is used to request the BDLC to transmit the byte in the BDLC
data register (BDR) as the first byte of a multiple byte IFR without CRC.
Response IFR bytes are still subject to J1850 message length maximums (see
4.4.2 J1850 Frame Format and Figure 4-20).
1 = If this bit is set prior to a valid EOD being received with no CRC error,
once the EOD symbol has been received the BDLC will attempt to
transmit the appropriate normalization bit followed by IFR bytes. The
programmer should set TEOD after the last IFR byte has been written
into the BDR register. After TEOD has been set, the last IFR byte to be
transmitted will be the last byte which was written into the BDR register.
0 = The TMIFR0 bit will be cleared automatically; once the BDLC has
successfully transmitted the EOD symbol; by the detection of an error on
the multiplex bus; or by a transmitter underrun caused when the
programmer does not write another byte to the BDR after the TDRE
interrupt.
If the TMIFR0 bit is set, the BDLC will attempt to transmit the normalization
symbol followed by the byte in the BDR. After the byte in the BDR has been
loaded into the transmit shift register, a TDRE interrupt (see 4.6.4 BDLC State
Vector Register) will occur similar to the main message transmit sequence.
The programmer should then load the next byte of the IFR into the BDR for
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn