Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

ZL50062 Datasheet(PDF) 23 Page - Zarlink Semiconductor Inc

No. de Pieza. ZL50062
Descripción  16K-Channel Digital Switch with High Jitter Tolerance, Single Rate (2, 4, 8, or 16Mbps), and 64 Inputs and 64 Outputs
Descarga  68 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  ZARLINK [Zarlink Semiconductor Inc]
Página de inicio
Logo ZARLINK - Zarlink Semiconductor Inc

ZL50062 Datasheet(HTML) 23 Page - Zarlink Semiconductor Inc

Back Button ZL50062 Hoja de datos HTML 19Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 20Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 21Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 22Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 23Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 24Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 25Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 26Page - Zarlink Semiconductor Inc ZL50062 Hoja de datos HTML 27Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 68 page
background image
Data Sheet
Zarlink Semiconductor Inc.
by jitter. There are, however, some cases where data experience more delay than the timing signals. A common
example is when multiple data lines are tied together to form bidirectional buses. The large bus loading may cause
data to be delayed. If this is the case, the optimum sampling point may be 3/4 or 4/4 instead of 1/2. The optimum
sampling point is dependent on the application. The user should optimize the sampling point to achieve the best
jitter tolerance performance.
Input Clock Jitter Tolerance
Input clock jitter tolerance depends on the data rate. In general, the higher the data rate, the smaller the jitter
tolerance is, because the period of a bit cell is shorter, and the sampling point variation allowance is smaller.
Jitter tolerance can not be accurately represented by just one number. Jitter of the same amplitude but different
frequency spectrum can have different effect on the operation of a device. For example, a device that can tolerate
20ns of jitter of 10kHz frequency may only be able to tolerate 10ns of jitter of 1MHz frequency. Therefore, jitter
tolerance should be represented as a spectrum over frequency. The highest possible jitter frequency is half of the
carrier frequency. In the case of the ZL50062/64, the input clock is 8.192MHz, and the jitter associated with this
clock can have the highest frequency component at 4.096MHz.
For the above reasons, jitter tolerance of the ZL50062/64 has been characterized at 16.384Mbps. The lower data
rates (2.048Mbps, 4.096Mbps, 8.192Mbps) will have the same or better tolerance than that of the 16.384Mbps
operation. Tolerance of jitter of different frequencies are shown in the “AC Electrical Characteristics“ section, table
“Input Clock Jitter Tolerance“ on page 62. The Jitter Tolerance Improvement Circuit was enabled (Control Register,
bit FBDEN set HIGH, and bits FBD_MODE[2:0] set to 111B), and the sampling point was optimized.
Input and Output Offset Programming
Various registers are used to control the input sampling point (delay) and the output advancement for the Local and
Backplane streams. The following sections explain the details of these offset programming features.
Input Offsets
Control of the Input Bit Delay allows each input stream to have a different frame boundary with respect to the
master frame pulse, FP8i. Each input stream can be individually delayed by up to 7 3/4 bits with a resolution of 1/4
bit of the bit period.
Input Bit Delay Programming (Backplane and Local Input Streams)
Input Bit Delay Registers LIDR0-31 and BIDR0-31 work in conjunction with the SMPL_MODE bit in the Control
Register to allow users to control input bit fractional delay as well as input bit sample point selection for greater
flexibility when designing switch matrices for high speed operation.
When SMPL_MODE = LOW (input bit fractional delay mode), bits LID[4:0] and BID[4:0] in the LIDR0-31 and
BIDR0-31 registers respectively define the input bit fractional delay of the corresponding local and backplane
stream. The total delay can be up to 7 3/4 bits with a resolution of 1/4 bit at the selected data rate. When
SMPL_MODE = HIGH (sampling point select mode), bits LID[1:0] and BID[1:0] define the input bit sampling point of
the stream. The sampling point can be programmed at the 3/4, 4/4, 1/4 or 2/4 bit location to allow better tolerance
for input jitter. Bits LID[4:2] and BID[4:2] define the integer input bit delay, with a maximum value of 7 bits at a
resolution of 1 bit.
Refer to Figure 9 and Figure 10 for Input Bit Delay Timing at 16Mbps and 8Mbps data rates, respectively.
Refer to Figure 10 for Input Sampling Point Selection Timing at 8Mbps data rates.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68 

Datasheet Download

Go To PDF Page

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :