Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADN2806ACPZ Datasheet(PDF) 11 Page - Analog Devices

No. de pieza ADN2806ACPZ
Descripción Electrónicos  622 Mbps Clock and Data Recovery IC
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADN2806ACPZ Datasheet(HTML) 11 Page - Analog Devices

Back Button ADN2806ACPZ Datasheet HTML 7Page - Analog Devices ADN2806ACPZ Datasheet HTML 8Page - Analog Devices ADN2806ACPZ Datasheet HTML 9Page - Analog Devices ADN2806ACPZ Datasheet HTML 10Page - Analog Devices ADN2806ACPZ Datasheet HTML 11Page - Analog Devices ADN2806ACPZ Datasheet HTML 12Page - Analog Devices ADN2806ACPZ Datasheet HTML 13Page - Analog Devices ADN2806ACPZ Datasheet HTML 14Page - Analog Devices ADN2806ACPZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
ADN2806
Rev. 0 | Page 11 of 20
THEORY OF OPERATION
The ADN2806 is a delay- and phase-locked loop circuit for
clock recovery and data retiming from an NRZ encoded data
stream. The phase of the input data signal is tracked by two
separate feedback loops, which share a common control voltage.
A high speed delay-locked loop path uses a voltage controlled
phase shifter to track the high frequency components of input
jitter. A separate phase control loop, composed of the VCO,
tracks the low frequency components of input jitter. The initial
frequency of the VCO is set by yet a third loop that compares
the VCO frequency with the input data frequency and sets the
coarse tuning voltage. The jitter tracking phase-locked loop
controls the VCO by the fine-tuning control.
The delay and phase loops together track the phase of the input
data signal. For example, when the clock lags the input data, the
phase detector drives the VCO to a higher frequency and
increases the delay through the phase shifter; both of these
actions serve to reduce the phase error between the clock and
the data. The faster clock picks up phase, whereas the delayed
data loses phase. Because the loop filter is an integrator, the
static phase error is driven to 0°.
Another view of the circuit is that the phase shifter implements
the zero required for frequency compensation of a second-order
phase-locked loop, and this zero is placed in the feedback path;
therefore, it does not appear in the closed-loop transfer
function. Jitter peaking in a conventional second-order phase-
locked loop is caused by the presence of this zero in the closed-
loop transfer function. Because this circuit has no zero in the
closed-loop transfer, jitter peaking is minimized.
The delay and phase loops together simultaneously provide
wideband jitter accommodation and narrow-band jitter
filtering. The linearized block diagram in Figure 13 shows that
the jitter transfer function, Z(s)/X(s), provides excellent second-
order low-pass filtering. Note that the jitter transfer has no zero,
unlike an ordinary second-order phase-locked loop. This means
that the main PLL loop has virtually no jitter peaking (see
Figure 14), making this circuit ideal for signal regenerator
applications, where jitter peaking in a cascade of regenerators
can contribute to hazardous jitter accumulation.
The error transfer, e(s)/X(s), has the same high-pass form as an
ordinary phase-locked loop. This transfer function can be
optimized to accommodate a significant amount of wideband
jitter, because the jitter transfer function, Z(s)/X(s), provides the
narrow-band jitter filtering.
X(s)
Z(s)
RECOVERED
CLOCK
e(s)
INPUT
DATA
d/sc
psh
o/s
1/n
d = PHASE DETECTOR GAIN
o = VCO GAIN
c = LOOP INTEGRATOR
psh = PHASE SHIFTER GAIN
n = DIVIDE RATIO
=
1
cn
do
s2
+
n psh
o
s+ 1
Z(s)
X(s)
JITTER TRANSFER FUNCTION
=
s2
s2
d psh
c
s
++
do
cn
e(s)
X(s)
TRACKING ERROR TRANSFER FUNCTION
Figure 13. PLL/DLL Architecture
ADN2806
Z(s)
X(s)
FREQUENCY (kHz)
JITTER PEAKING
IN ORDINARY PLL
o
n psh
d psh
c
Figure 14. Jitter Response vs. Conventional PLL
The delay and phase loops contribute to overall jitter accom-
modation. At low frequencies of input jitter on the data signal,
the integrator in the loop filter provides high gain to track large
jitter amplitudes with small phase error. In this case, the VCO is
frequency modulated, and jitter is tracked as in an ordinary
phase-locked loop. The amount of low frequency jitter that can
be tracked is a function of the VCO tuning range. A wider
tuning range gives larger accommodation of low frequency
jitter. The internal loop control voltage remains small for small
phase errors; therefore, the phase shifter remains close to the
center of its range and thus contributes little to the low
frequency jitter accommodation.


Número de pieza similar - ADN2806ACPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADN2804 AD-ADN2804 Datasheet
460Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. 0
ADN2804ACPZ AD-ADN2804ACPZ Datasheet
460Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. 0
ADN2804ACPZ-500RL7 AD-ADN2804ACPZ-500RL7 Datasheet
460Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. 0
ADN2804ACPZ-RL7 AD-ADN2804ACPZ-RL7 Datasheet
460Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. 0
ADN2804 AD-ADN2804_15 Datasheet
418Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. D
More results

Descripción similar - ADN2806ACPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADN2804 AD-ADN2804_15 Datasheet
418Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. D
ADN2804 AD-ADN2804 Datasheet
460Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. 0
ADN2855 AD-ADN2855 Datasheet
369Kb / 20P
   Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializer
logo
Micrel Semiconductor
SY69753L MICREL-SY69753L Datasheet
86Kb / 9P
   3.3V 125 MBPS 155 MBPS CLOCK AND DATA RECOVERY
logo
TriQuint Semiconductor
TQ8103 TRIQUINT-TQ8103 Datasheet
194Kb / 9P
   622 Mb/s Clock & Data Recovery
logo
Analog Devices
ADN2807 AD-ADN2807 Datasheet
363Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
ADN2807 AD-ADN2807_15 Datasheet
534Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
ADN2805 AD-ADN2805 Datasheet
355Kb / 16P
   1.25 Gbps Clock and Data Recovery IC
REV. 0
ADN2805 AD-ADN2805_12 Datasheet
292Kb / 16P
   1.25 Gbps Clock and Data Recovery IC
logo
Microchip Technology
SY87700AL MICROCHIP-SY87700AL Datasheet
928Kb / 22P
   Low-Power, 3.3V, 32 Mbps to 208 Mbps AnyRate짰 Clock and Data Recovery
09/14/21
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com