Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

NB3N502 Datasheet(PDF) 1 Page - ON Semiconductor

No. de Pieza. NB3N502
Descripción  14 MHz to 190 MHz PLL Clock Multiplier
Descarga  5 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  ONSEMI [ON Semiconductor]
Página de inicio  http://www.onsemi.com
Logo 

NB3N502 Datasheet(HTML) 1 Page - ON Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 / 5 page
background image
© Semiconductor Components Industries, LLC, 2006
March, 2006 − Rev. 0
1
Publication Order Number:
NB3N502/D
NB3N502
14 MHz to 190 MHz PLL
Clock Multiplier
Description
The NB3N502 is a clock multiplier device that generates a low jitter,
TTL/CMOS level output clock which is a precise multiple of the
external input reference clock signal source. The device is a cost
efficient replacement for the crystal oscillators commonly used in
electronic systems. It accepts a standard fundamental mode crystal or
an external reference clock signal. Phase−Locked−Loop (PLL) design
techniques are used to produce an output clock up to 190 MHz with a
50% duty cycle. The NB3N502 can be programmed via two select
inputs (S0, S1) to provide an output clock (CLKOUT) at one of six
different multiples of the input frequency source, and at the same time
output the input aligned reference clock signal (REF).
Features
Clock Output Frequency up to 190 MHz
Operating Range: VDD = 3 V to 5.5 V
Low Jitter Output of 15 ps One Sigma (rms)
Zero ppm Clock Multiplication Error
45% − 55% Duty Cycle
25 mA TTL−level Drive Outputs
Crystal Reference Input Range of 5 − 27 MHz
Input Clock Frequency Range of 2 − 50 MHz
Available in 8−pin SOIC Package or in Die Form
Full Industrial Temperature Range −40°C to 85°C
This is a Pb−Free Device
÷ M
Feedback
VDD
Multiplier
Select
S1
Reference
Clock
REF
Phase
Detector
Charge
Pump
Crystal
Oscillator
X2
÷ P
X1/CLK
CLKOUT
Figure 1. NB3N502 Logic Diagram
GND
S0
TTL/
CMOS
Output
VCO
TTL/
CMOS
Output
Device
Package
Shipping
ORDERING INFORMATION
NB3N502DG
SOIC−8
(Pb−Free)
98 Units/Rail
SOIC−8
D SUFFIX
CASE 751
MARKING DIAGRAM
http://onsemi.com
1
8
3N502 = Specific Device Code
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
3N502
ALYW
G
1
8
NB3N502DR2G
SOIC−8
(Pb−Free)
2500/Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.


Html Pages

1  2  3  4  5 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn