Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

ADN2815 Datasheet(PDF) 10 Page - Analog Devices

No. de Pieza. ADN2815
Descripción  Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
Descarga  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo 

ADN2815 Datasheet(HTML) 10 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
ADN2815
Rev. 0 | Page 10 of 24
Table 6. Internal Register Map1
Reg Name
R/W
Address
D7
D6
D5
D4
D3
D2
D1
D0
FREQ0
R
0x0
MSB
LSB
FREQ1
R
0x1
MSB
LSB
FREQ2
R
0x2
0
MSB
LSB
RATE
R
0x3
COARSE_RD[8] MSB
Coarse Data Rate Readback
COARSE_RD[1]
MISC
R
0x4
x
x
x
Static
LOL
LOL
Status
Data Rate
Measure
Complete
x
COARSE_RD[0] LSB
CTRLA
W
0x8
FREF Range
Data Rate/DIV_FREF Ratio
Measure Data Rate
Lock to Reference
CTRLB
W
0x9
Config
LOL
Reset
MISC[4]
System
Reset
0
Reset
MISC[2]
0
0
0
CTRLC
W
0x11
0
0
0
0
0
0
SQUELCH Mode
Output Boost
1 All writeable registers default to 0x00.
Table 7. Miscellaneous Register, MISC
Static LOL
LOL Status
Data Rate Measurement Complete
Coarse Rate Readback LSB
D7
D6
D5
D4
D3
D2
D1
D0
x
x
x
0 = Waiting for next LOL
0 = Locked
0 = Measuring data rate
x
COARSE_RD[0]
1 = Static LOL until reset
1 = Acquiring
1 = Measurement complete
Table 8. Control Register, CTRLA1
FREF Range
Data Rate/Div_FREF Ratio
Measure Data Rate
Lock to Reference
D7
D6
D5
D4
D3
D2
D1
D0
0
0
10 MHz to 20 MHz
0
0
0
0
1
Set to 1 to measure data rate
0 = Lock to input data
0
1
20 MHz to 40 MHz
0
0
0
1
2
1 = Lock to reference clock
1
0
40 MHz to 80 MHz
0
0
1
0
4
1
1
80 MHz to 160 MHz
n
2n
1
0
0
0
256
1 Where DIV_F
REF
is the divided down reference referred to the 10 MHz to 20 MHz band (see the Reference Clock (Optional) section).
Table 9. Control Register, CTRLB
Config LOL
Reset MISC[4]
System Reset
Reset MISC[2]
D7
D6
D5
D4
D3
D2
D1
D0
0 = LOL pin normal operation
1 = LOL pin is static LOL
Write a 1 followed by
0 to reset MISC[4]
Write a 1 followed by
0 to reset ADN2815
Set to 0
Write a 1 followed by
0 to reset MISC[2]
Set to 0
Set to 0
Set to 0
Table 10. Control Register, CTRLC
SQUELCH Mode
Output Boost
D7
D6
D5
D4
D3
D2
D1
D0
0 = SQUELCH CLK and DATA
0 = Default output swing
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
1 = SQUELCH CLK or DATA
1 = Boost output swing


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn