Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

ADN2817 Datasheet(PDF) 3 Page - Analog Devices

No. de Pieza. ADN2817
Descripción  Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
Descarga  35 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo 

ADN2817 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 35 page
background image
Preliminary Technical Data
ADN2817/ADN2818
Rev.Pr A | Page 3 of 35
SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 μF, SLICEP = SLICEN = VEE, Input Data Pattern: PRBS 223 − 1,
unless otherwise noted.
Table 1.
Parameter
Conditions
Min
Typ
Max
Unit
QUANTIZER—DC CHARACTERISTICS
Input Voltage Range
@ PIN or NIN, dc-coupled
1.8
2.8
V
Peak-to-Peak Differential Input
PIN – NIN
2.0
V
Input Common Mode Level
DC-coupled (see Figure 28, Figure 29,
and Figure 30)
2.3
2.5
2.8
V
Differential Input Sensitivity
223 − 1 PRBS, ac-coupled,1 BER = 1 x 10–10
TBD
TBD
mV p-p
Input Overdrive
(see Figure 12)
TBD
TBD
mV p-p
Input Offset
TBD
μV
Input RMS Noise
BER = 1 x 10–10
TBD
μV rms
QUANTIZER—AC CHARACTERISTICS
Data Rate
12.3
2700
Mb/s
S11
@ 2.5 GHz
−15
dB
Input Resistance
Differential
100
Ω
Input Capacitance
0.65
pF
QUANTIZER—SLICE ADJUSTMENT
Gain
SLICEP – SLICEN = ±0.5 V
TBD
0.1
TBD
V/V
Differential Control Voltage Input
SLICEP – SLICEN
TBD
V
Control Voltage Range
DC level @ SLICEP or SLICEN
VEE
0.95
V
Slice Threshold Offset
1
mV
LOSS OF SIGNAL DETECT (LOS)
Loss of Signal Detect Range (see Figure 5)
RThresh = 0 Ω
TBD
TBD
mV
RThresh = 100 kΩ
TBD
TBD
mV
Hysteresis (Electrical)
OC-48
RThresh = 0 Ω
TBD
TBD
dB
RThresh = 100 kΩ
TBD
TBD
dB
OC-1
RThresh = 0 Ω
TBD
TBD
dB
RThresh = 10 kΩ
TBD
TBD
dB
LOS Assert Time
DC-coupled2
TBD
ns
LOS De-Assert Time
DC-coupled2
TBD
ns
LOSS OF LOCK DETECT (LOL)
VCO Frequency Error for LOL Assert
With respect to nominal
1000
ppm
VCO Frequency Error for LOL De-Assert
With respect to nominal
250
ppm
LOL Response Time
12.3 Mb/s
4
ms
OC-12
1.0
μs
OC-48
1.0
μs
ACQUISITION TIME
Lock to Data Mode
OC-48
1.3
ms
OC-12
2.0
ms
OC-3
3.4
ms
OC-1
9.8
ms
12.3 Mb/s
40.0
ms
Optional Lock to REFCLK Mode
10.0
ms
1 PIN and NIN should be differentially driven and ac-coupled for optimum sensitivity.
2 When ac-coupled, the LOS assert and de-assert time is dominated by the RC time constant of the ac coupling capacitor and the 50 Ω input termination of the
ADN2817/ADN2818 input stage.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn