Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

NB4L858M Datasheet(PDF) 6 Page - ON Semiconductor

No. de Pieza. NB4L858M
Descripción  2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and Internal Termination
Descarga  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  ONSEMI [ON Semiconductor]
Página de inicio  http://www.onsemi.com
Logo 

NB4L858M Datasheet(HTML) 6 Page - ON Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
NB4L858M
http://onsemi.com
6
Table 6. AC CHARACTERISTICS VCC = 2.3 V to 3.6 V, GND = 0 V; (Note 4)
Symbol
Characteristic
−40
°C
25
°C
85
°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
VOUTPP
Output Voltage Amplitude (@ VINPPmin)
fin ≤ 2 GHz
(See Figure 2)
fin ≤ 3 GHz
fin ≤ 3.5GHz
280
235
170
365
310
220
280
235
170
365
310
220
280
235
170
365
310
220
mV
fDATA
Maximum Operating Data Rate
3
3
3
Gb/s
tPLH,
tPHL
Propagation Delay to Output Differential
D/D to Q/Q
220
350
450
220
350
450
220
350
450
ps
tSWiITCH
SELyx to Valid Qyx Output (Note 9)
0.5
1.0
0.5
1.0
0.5
1.0
ns
tSKEW
Within −Device Skew (Note 5)
Within −Device Skew (Note 6)
Device to Device Skew (Note 9)
12
25
100
12
25
100
12
25
100
ps
tJITTER
RMS Random Clock Jitter (Note 8)
fin =2 GHz
fin =3 GHz
Peak−to−Peak Data Dependent Jitter fin =2.5Gb/s
(Note 9)
fin =3.2Gb/s
Crosstalk Induced RMS Jitter (Note 11)
0.5
1.0
2.0
10
0.5
0.5
1.0
5.0
10
0.5
0.5
1.0
2.0
10
0.5
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration)
100
800
100
800
100
800
mV
tr
tf
Output Rise/Fall Times @ 0.5 GHz
Qx, Qx
(20% − 80%)
80
120
80
120
80
120
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
4. Measured by forcing VINPP (MIN) from a 50% duty cycle clock source. All loading with an external RL = 50 W to VCC. Input edge rates 40 ps
(20% − 80%).
5. Worst−case difference between QA0 and QA1 from either DA0 or DA1 (or between QB0 and QB1 from either DB0 or DB1 respectively),
when both outputs come from the same input.
6. Worst−case difference between QA and QB outputs, when DA or DB inputs are shorted.
7. Additive RMS jitter with 50% duty cycle input clock signal.
8. Additive peak−to−peak data dependent jitter with input NRZ data signal.
9. Device to device skew is measured between outputs under identical transition @ 0.5 GHz.
10. LVTTL/LVCMOS input edge rate less than 1.5 ns
11. Data taken on the same device under identical condition.
Figure 2. Output Voltage Amplitude (VOUTPP) versus Input Clock Frequency (fin) and Temperature
0
50
100
150
200
250
300
350
400
1
1.5
2
2.5
3
3.5
INPUT CLOCK FREQUENCY (GHz)
25
°C
−40
°C
85
°C


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn