Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADN2865 Datasheet(PDF) 21 Page - Analog Devices

No. de pieza ADN2865
Descripción Electrónicos  Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery IC w/Loop Timed SERDES
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADN2865 Datasheet(HTML) 21 Page - Analog Devices

Back Button ADN2865 Datasheet HTML 17Page - Analog Devices ADN2865 Datasheet HTML 18Page - Analog Devices ADN2865 Datasheet HTML 19Page - Analog Devices ADN2865 Datasheet HTML 20Page - Analog Devices ADN2865 Datasheet HTML 21Page - Analog Devices ADN2865 Datasheet HTML 22Page - Analog Devices ADN2865 Datasheet HTML 23Page - Analog Devices ADN2865 Datasheet HTML 24Page - Analog Devices ADN2865 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 33 page
background image
Preliminary Technical Data
ADN2865
Rev. PrA | Page 21 of 33
within 250 ppm of the data frequency. This enables the D/PLL,
which pulls the VCO frequency in the remaining amount and
also acquires phase lock. Once locked, if the input frequency
error exceeds 1000 ppm (0.1%), the loss of lock signal is re-
asserted and control returns to the frequency loop, which
begins a new frequency acquisition starting at the lowest point
in the VCO operating range, 12.3 MHz. The LOL pin remains
asserted until the VCO locks onto a valid input data stream to
within 250 ppm frequency error. This hysteresis is shown in
Figure 22.
LOL
0
–250
250
1000
fVCO ERROR
(ppm)
–1000
1
Figure 22. Transfer Function of LOL
LOL Detector Operation Using a Reference Clock
In this mode, a reference clock is used as an acquisition aid to
lock the ADN2865 VCO. Lock to reference mode is enabled by
setting CTRLA[0] to 1. The user also needs to write to the
CTRLA[7:6] and CTRLA[5:2] bits in order to set the reference
frequency range and the divide ratio of the data rate with
respect to the reference frequency. For more details, see the
Reference Clock (Optional) section. In this mode, the lock
detector monitors the difference in frequency between the
divided down VCO and the divided down reference clock. The
loss of lock signal, which appears on the LOL Pin 30, is de-
asserted when the VCO is within 250 ppm of the desired
frequency. This enables the D/PLL, which pulls the VCO
frequency in the remaining amount with respect to the input
data and also acquires phase lock. Once locked, if the input
frequency error exceeds 1000 ppm (0.1%), the loss of lock signal
is re-asserted and control returns to the frequency loop, which
re-acquires with respect to the reference clock. The LOL pin
remains asserted until the VCO frequency is within 250 ppm of
the desired frequency. This hysteresis is shown in Figure 22.
Static LOL Mode
The ADN2865 implements a static LOL feature, which indicates
if a loss of lock condition has ever occurred and remains
asserted, even if the ADN2865 regains lock, until the static LOL
bit is manually reset. The I2C register bit, MISC[4], is the static
LOL bit. If there is ever an occurrence of a loss of lock
condition, this bit is internally asserted to logic high. The
MISC[4] bit remains high even after the ADN2865 has re-
acquired lock to a new data rate. This bit can be reset by writing
a 1 followed by 0 to I2C Register Bit CTRLB[6]. Once reset, the
MISC[4] bit remains de-asserted until another loss of lock
condition occurs.
Writing a 1 to I2C Register Bit CTRLB[7] causes the LOL pin,
Pin 16, to become a static LOL indicator. In this mode, the LOL
pin mirrors the contents of the MISC[4] bit and has the
functionality described in the previous paragraph. The
CTRLB[7] bit defaults to 0. In this mode, the LOL pin operates
in the normal operating mode, that is, it is asserted only when
the ADN2865 is in acquisition mode and de-asserts when the
ADN2865 has re-acquired lock.
HARMONIC DETECTOR
The ADN2865 provides a harmonic detector, which detects
whether or not the input data has changed to a lower harmonic
of the data rate that the VCO is currently locked onto. For
example, if the input data instantaneously changes from OC-48,
2.488 Gb/s, to an OC-12, 622.080 Mb/s bit stream, this could be
perceived as a valid OC-48 bit stream, because the OC-12 data
pattern is exactly 4× slower than the OC-48 pattern. So, if the
change in data rate is instantaneous, a 101 pattern at OC-12
would be perceived by the ADN2865 as a 111100001111 pattern
at OC-48. If the change to a lower harmonic is instantaneous, a
typical CDR could remain locked at the higher data rate.
The ADN2865 implements a harmonic detector that automati-
cally identifies whether or not the input data has switched to a
lower harmonic of the data rate that the VCO is currently
locked onto. When a harmonic is identified, the LOL pin is
asserted and a new frequency acquisition is initiated. The
ADN2865 automatically locks onto the new data rate, and the
LOL pin is de-asserted.
However, the harmonic detector does not detect higher
harmonics of the data rate. If the input data rate switches to a
higher harmonic of the data rate the VCO is currently locked
onto, the VCO loses lock, the LOL pin is asserted, and a new
frequency acquisition is initiated. The ADN2865 automatically
locks onto the new data rate.
The time to detect lock to harmonic is
16,384 × (Td/ρ)
where:
1/Td is the new data rate. For example, if the data rate is
switched from OC-48 to OC-12, then Td = 1/622 MHz.
ρ is the data transition density. Most coding schemes seek to
ensure that ρ = 0.5, for example, PRBS, 8B/10B.
When the ADN2865 is placed in lock to reference mode, the
harmonic detector is disabled.
LIMITING AMPLIFIER
The limiting amplifier on the ADN2865 has differential inputs
(PIN/NIN), which are internally terminated with 50 Ω to an
on-chip voltage reference (VREF = 2.5 V typically). The inputs
are typically ac-coupled externally, although dc coupling is
possible as long as the input common mode voltage remains
above 2.5 V (see Figure , Figure , and Figure in the Applications


Número de pieza similar - ADN2865

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADN2860 AD-ADN2860 Datasheet
290Kb / 20P
   3-Channel Digital Potentiometer with Nonvolatile Memory
REV. A
ADN2860-EVAL AD-ADN2860-EVAL Datasheet
290Kb / 20P
   3-Channel Digital Potentiometer with Nonvolatile Memory
REV. A
ADN2860ACPZ25-RL7 AD-ADN2860ACPZ25-RL7 Datasheet
290Kb / 20P
   3-Channel Digital Potentiometer with Nonvolatile Memory
REV. A
ADN2860ACPZ250-RL7 AD-ADN2860ACPZ250-RL7 Datasheet
290Kb / 20P
   3-Channel Digital Potentiometer with Nonvolatile Memory
REV. A
ADN2860 AD-ADN2860_15 Datasheet
403Kb / 20P
   3-Channel Digital Potentiometer with Nonvolatile Memory
REV. B
More results

Descripción similar - ADN2865

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADN2817 AD-ADN2817 Datasheet
322Kb / 35P
   Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
Rev.PrA
logo
Vitesse Semiconductor C...
VSC8123 VITESSE-VSC8123 Datasheet
267Kb / 1P
   10Mb/s to 2.7Gb/s Rate Agile, Adaptive Clock and Data Recovery
logo
Analog Devices
ADN2816 AD-ADN2816 Datasheet
299Kb / 27P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. PrA
ADN2815 AD-ADN2815_15 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
ADN2816ACPZ AD-ADN2816ACPZ Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2815 AD-ADN2815 Datasheet
454Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. 0
ADN2816 AD-ADN2816_15 Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
REV. C
ADN2812ACPZ-RL7 AD-ADN2812ACPZ-RL7 Datasheet
409Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery
Rev. E
ADN2812 AD-ADN2812 Datasheet
478Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2814 AD-ADN2814 Datasheet
336Kb / 28P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
Rev. PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com