Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


NB6L14 Datasheet(Hoja de datos) 2 Page - ON Semiconductor

No. de Pieza. NB6L14
Descripción  2.5 V/3.3 V 3.0 GHz Differential 1:4 LVPECL Fanout Buffer
Descarga  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  ONSEMI [ON Semiconductor]
Página de inicio  http://www.onsemi.com
Logo 

 
 2 page
background image
NB6L14
http://onsemi.com
2
Q3
VCC
Q0
Q0
VCC
IN
VREF_AC
Q2
56
7
8
16
15
14
13
12
11
10
9
1
2
3
4
Exposed Pad (EP)
Figure 2. QFN−16 Pinout
(Top View)
GND
VT
IN
Q3
EN
Q2
Q1
Q1
Figure 3. Logic Diagram
Q0
/Q0
Q1
/Q1
Q2
/Q2
Q3
/Q3
Q
D
IN
50
W
50 W
VT
/IN
EN
VREF_AC
CLK
Table 1. EN TRUTH TABLE
IN
IN
EN
Q0:Q3
Q0:Q3
0
1
x
1
0
x
1
1
0
0
1
0+
1
0
1+
+ = On next negative transition of the input signal (IN).
x = Don’t care.
Table 2. PIN DESCRIPTION
Pin
Name
I/O
Description
1
Q1
LVPECL Output
Non−inverted Differential Output. Typically Terminated with 50 W Resistor to
VCC–2.0 V.
2
Q1
LVPECL Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to VCC – 2.0 V.
3
Q2
LVPECL Output
Non−inverted Differential Output. Typically Terminated with 50 W Resistor to
VCC – 2.0 V.
4
Q2
LVPECL Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to VCC – 2.0 V.
5
Q3
LVPECL Output
Non−inverted Differential Output. Typically Terminated with 50 W Resistor to
VCC – 2.0 V.
6
Q3
LVPECL Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to VCC – 2.0 V.
7
VCC
Positive Supply Voltage
8
EN
LVTTL/LVCMOS
Synchronous Output Enable. When LOW, Q outputs will go LOW and Q outputs will
go HIGH on the next negative transition of IN input. The internal DFF register is
clocked on the falling edge of IN input (see Figure 16). The EN pin has an internal
pullup resistor and defaults HIGH when left open.
9
IN
LVPECL, CML,
LVDS, HSTL
Inverted Differential Clock Input. Internal 50 W Resistor to Termination Pin, VT.
10
VREF_AC
Output Voltage Reference for capacitor−coupled inputs, only.
11
VT
Internal 100 W center−tapped Termination Pin for IN and IN.
12
IN
LVPECL, CML,
LVDS, HSTL
Non−inverted Differential Clock Input. Internal 50 W Resistor to Termination Pin, VT.
13
GND
Negative Supply Voltage
14
VCC
Positive Supply Voltage
15
Q0
LVPECL Output
Noninverted Differential Output. Typically Terminated with 50 W Resistor to
VCC–2.0 V.
16
Q0
LVPECL Output
Inverted Differential Output. Typically Terminated with 50 W Resistor to VCC–2.0 V.
EP
The Exposed Pad (EP) on the QFN−16 package bottom is thermally connected to the
die for improved heat transfer out of package. The exposed pad must be attached to
a heat−sinking conduit. The pad is not electrically connected to the die, but is
recommended to be electrically and thermally connected to GND on the PC board.
1. In the differential configuration when the input termination pin VT, is connected to a common termination voltage or left open, and if no signal
is applied on IN/IN inputs, then the device will be susceptible to self−oscillation.




Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download



Número de Pieza relacionado

Número de PiezaDescripción de ComponentesHtml ViewFabricante
MC100E2105V ECL Dual 1:4 1:5 Differential Fanout Buffer 1 2 3 4 5 MoreON Semiconductor
NB3N5513.3 V / 5.0 V Ultra-Low Skew 1:4 Clock Fanout Buffer 1 2 3 4 5 ON Semiconductor
IDT8535-01LOW SKEW 1-TO-4 LVCMOS-TO-3.3V LVPECL FANOUT BUFFER 1 2 3 4 5 MoreIntegrated Device Technology
MC100E3105V ECL Low Voltage 2:8 Differential Fanout Buffer 1 2 3 4 5 MoreON Semiconductor
NB6L11M2.5V / 3.3V 1:2 Differential CML Fanout Buffer 1 2 3 4 5 MoreON Semiconductor
NB3N30013.3 V 106.25 MHz/ 212.5 MHz PureEdge Clock Generator with LVPECL Differential Output 1 2 3 4 5 MoreON Semiconductor
NB3N30113.3 V 100 MHz / 106.25 MHz PureEdge Clock Generator with LVPECL Differential Output 1 2 3 4 5 MoreON Semiconductor
NB4L858M2.5V/3.3V 3 GHz Dual Differential Clock/Data 2x2 Crosspoint Switch with CML Output and Internal Termination 1 2 3 4 5 MoreON Semiconductor
NB4N4413.3V Serial Input MultiProtocol PLL Clock Synthesizer Differential LVPECL Output 1 2 3 4 5 MoreON Semiconductor
SN74SSTE3288228-Bit to 56-Bit Registered Buffer With Address Parity Test and One Pair to Four Pair Differential Clock PLL Driver 1 2 3 4 5 MoreTexas Instruments

Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl