Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
Z86E72 Datasheet(PDF) 37 Page - Zilog, Inc. |
|
Z86E72 Datasheet(HTML) 37 Page - Zilog, Inc. |
37 / 74 page Z86E72/E73 OTP IR Microcontrollers DS96LVO1100 P R E L I M I N A R Y 1-37 1 Input Circuit The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5-D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal which have a width less than specified (CTR1 D3, D2) are filtered out. T8 Transmit Mode When T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1. If it is 1, T8_OUT is 0. When T8 is enabled, the output T8_OUT switches to the initial value (CTR1 D1). If the initial value (CTR1 D1) is 0, TC8L is loaded, otherwise TC8H is loaded into the counter. In Single-Pass Mode (CTR0 D6), T8 counts down to 0 and stops, T8_OUT toggles, the time-out status bit (CTR0 D5) is set, and a time-out interrupt can be generat- ed if it is enabled (CTR0 D1) (Figure 33). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. Then T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, sets the time-out status bit (CTR0 D5) and generates an interrupt if enabled (CTR0 D1) (Figure 34). This completes one cycle. T8 then loads from TC8H or TC8L according to the T8_OUT level, and repeats the cycle. The user can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded. Care must be taken not to write these registers at the time the values are to be loaded into the counter/timer, to en- sure known operation. An initial count of 1 is not allowed (a non-function will occur). An initial count of 0 will cause TC8 to count from 0 to %FF to %FE (Note, % is used for hexa- decimal values). Transition from 0 to %FF is not a time-out condition. Note: Using the same instructions for stopping the counter/timers and setting the status bits is not rec- ommended. Two successive commands, first stopping the counter/timers, then resetting the status bits is neces- sary. This is required because it takes one counter/timer clock interval for the initiated event to actually occur. Figure 26. 8-Bit Counter/Timer Circuits Z8 Data Bus Pos Edge Neg Edge CTR0 D2 IRQ4 CTR0 D1 T8_OUT TC8L TC8H Clock Select SCLK CTR0 D4, D3 Clock 8-Bit Counter T8 HI8 LO8 Z8 Data Bus |
Número de pieza similar - Z86E72 |
|
Descripción similar - Z86E72 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |