Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

AD9510 Datasheet(PDF) 3 Page - Analog Devices

No. de Pieza. AD9510
Descripción  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
Descarga  60 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo 

AD9510 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 60 page
background image
AD9510
Rev. A | Page 3 of 60
Single-Chip Synchronization.....................................................41
SYNCB—Hardware SYNC ....................................................41
Soft SYNC—Register 58h<2> ...............................................41
Multichip Synchronization ........................................................41
Serial Control Port ..........................................................................42
Serial Control Port Pin Descriptions........................................42
General Operation of Serial Control Port ...............................42
Framing a Communication Cycle with CSB .......................42
Communication Cycle—Instruction Plus Data..................42
Write .........................................................................................42
Read ..........................................................................................43
The Instruction Word (16 Bits).................................................43
MSB/LSB First Transfers ............................................................43
Register Map and Description.......................................................46
Summary Table............................................................................46
Register Map Description ..........................................................49
Power Supply ...................................................................................56
Power Management ....................................................................56
Applications .....................................................................................57
Using the AD9510 Outputs for ADC Clock Applications ....57
CMOS Clock Distribution.........................................................57
LVPECL Clock Distribution......................................................58
LVDS Clock Distribution...........................................................58
Power and Grounding Considerations and Power Supply
Rejection.......................................................................................58
Outline Dimensions........................................................................59
Ordering Guide ...........................................................................59
REVISION HISTORY
5/05—Rev. 0 to Rev. A
Changes to Features ..........................................................................1
Changes to Table 1 and Table 2 .......................................................5
Changes to Table 4 ............................................................................8
Changes to Table 5 ............................................................................9
Changes to Table 6 ..........................................................................14
Changes to Table 8 and Table 9 .....................................................15
Changes to Table 11 ........................................................................16
Changes to Table 13 ........................................................................20
Changes to Figure 7 and Figure 10 ...............................................22
Changes to Figure 19 to Figure 23 ................................................24
Changes to Figure 30 and Figure 31 .............................................26
Changes to Figure 32 ......................................................................27
Changes to Figure 33 ......................................................................28
Changes to VCO/VCXO Clock Input—CLK2 Section ..............29
Changes to A and B Counters Section .........................................30
Changes to PLL Digital Lock Detect Section ..............................31
Changes to PLL Analog Lock Detect Section..............................32
Changes to Loss of Reference Section ..........................................32
Changes to FUNCTION Pin Section ...........................................33
Changes to RESETB: 58h<6:5> = 00b (Default) Section ...........33
Changes to SYNCB: 58h<6:5> = 01b Section..............................33
Changes to CLK1 and CLK2 Clock Inputs Section ....................33
Changes to Calculating the Delay Section...................................38
Changes to Soft Reset via the Serial Port Section .......................41
Changes to Multichip Synchronization Section..........................41
Changes to Serial Control Port Section .......................................42
Changes to Serial Control Port Pin Descriptions Section .........42
Changes to General Operation of Serial
Control Port Section .......................................................................42
Added Framing a Communication Cycle with CSB Section ....42
Added Communication Cycle—Instruction Plus
Data Section.....................................................................................42
Changes to Write Section...............................................................42
Changes to Read Section................................................................42
Changes to The Instruction Word (16 Bits) Section ..................43
Changes to Table 20 ........................................................................43
Changes to MSB/LSB First Transfers Section..............................43
Changes to Table 21 ........................................................................44
Added Figure 52; Renumbered Sequentially...............................45
Changes to Table 23 ........................................................................46
Changes to Table 24 ........................................................................49
Changes to Using the AD9510 Outputs for ADC Clock
Applications .....................................................................................57
4/05—Revision 0: Initial Version


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn