Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

C9812 Datasheet(PDF) 3 Page - Cypress Semiconductor

No. de Pieza. C9812
Descripción  Low EMI Clock Generator for Intel 810E Chipset Systems
Descarga  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  CYPRESS [Cypress Semiconductor]
Página de inicio  http://www.cypress.com
Logo 

C9812 Datasheet(HTML) 3 Page - Cypress Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Low EMI Clock Generator for Intel
810E Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Document#: 38-07053 Rev. **
05/03/01
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
Page 3 of 18
http://www.cypress.com
APPROVED PRODUCT
C9812
Test Mode Function
Test Mode Functionality
SEL2
SEL1
SEL0
CPU
SDRAM
3V66
PCI
48 MHz
REF
IOAPIC
x
0
1
TCLK/2
TCLK/2
TCLK/3
TCLK/6
TCLK/2
TCLK
TCLK/6
Table 2
Note: TCLK is a test clock over driven on the XIN input during test mode.
Power Management Functions
Power Management on this device is controlled by a single pin, PD# (pin32). When PD# is high (default) the device is in
running and all signals are active.
When PD# is asserted (forced) low, the device is in shutdown (or in power down) mode and all power supplies (3.3V and
2.5V except for VDDA/pin 27) may be removed. When in power down, all outputs are synchronously stopped in a low
state (see Fig.2 below), all PLL’s are shut off, and the crystal oscillator is disabled. When the device is shutdown the I²C
function is also disabled.
Power Management Timing
100MHz
PCI
33MHz
SDRAM
CLOCK
33MHz
Undefined
CPU
66MHz
30nS
0nS
IOAPIC
3V66
100MHz
20nS
10nS
40nS
50nS
PWRDN#
REF
USB
14.3MHz
48MHz
Undefined
Undefined
Fig.2
Power Management Current
PD#, SEL[2..0]
(CPU Clock)
Maximum 2.5 Volt Current
Consumption (VDD2.5 =2.625)
Maximum 3.3 Volt Current Consumption
(VDD3.3 = 3.465 V)
0XXX (Power down)
100 µA
200 µA
1010 (66MHz)
70 mA
280 mA
1011 (100MHz)
100 mA
280 mA
111X (133MHz)
133 mA
280 mA
Table 3
When exiting the power down mode, the designer must supply power to the VDD pins first, a minimum of 200mS before
releasing the PD# pin high.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn