Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

AT91SAM7X256 Datasheet(PDF) 82 Page - ATMEL Corporation

No. de Pieza. AT91SAM7X256
Descripción  AT91 ARM Thumb-based Microcontrollers
Descarga  664 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  ATMEL [ATMEL Corporation]
Página de inicio
Logo ATMEL - ATMEL Corporation

AT91SAM7X256 Datasheet(HTML) 82 Page - ATMEL Corporation

Back Button AT91SAM7X256 Hoja de datos HTML 78Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 79Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 80Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 81Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 82Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 83Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 84Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 85Page - ATMEL Corporation AT91SAM7X256 Hoja de datos HTML 86Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 664 page
background image
AT91SAM7X256/128 Preliminary
Functional Description
The Watchdog Timer can be used to prevent system lock-up if the software becomes trapped in
a deadlock. It is supplied with VDDCORE. It restarts with initial values on processor reset.
The Watchdog is built around a 12-bit down counter, which is loaded with the value defined in
the field WV of the Mode Register (WDT_MR). The Watchdog Timer uses the Slow Clock
divided by 128 to establish the maximum Watchdog period to be 16 seconds (with a typical Slow
Clock of 32.768 kHz).
After a Processor Reset, the value of WV is 0xFFF, corresponding to the maximum value of the
counter with the external reset generation enabled (field WDRSTEN at 1 after a Backup Reset).
This means that a default Watchdog is running at reset, i.e., at power-up. The user must either
disable it (by setting the WDDIS bit in WDT_MR) if he does not expect to use it or must repro-
gram it to meet the maximum Watchdog period the application requires.
The Watchdog Mode Register (WDT_MR) can be written only once. Only a processor reset
resets it. Writing the WDT_MR register reloads the timer with the newly programmed mode
In normal operation, the user reloads the Watchdog at regular intervals before the timer under-
flow occurs, by writing the Control Register (WDT_CR) with the bit WDRSTT to 1. The
Watchdog counter is then immediately reloaded from WDT_MR and restarted, and the Slow
Clock 128 divider is reset and restarted. The WDT_CR register is write-protected. As a result,
writing WDT_CR without the correct hard-coded key has no effect. If an underflow does occur,
the “wdt_fault” signal to the Reset Controller is asserted if the bit WDRSTEN is set in the Mode
Register (WDT_MR). Moreover, the bit WDUNF is set in the Watchdog Status Register
To prevent a software deadlock that continuously triggers the Watchdog, the reload of the
Watchdog must occur in a window defined by 0 and WDD in the WDT_MR:
≤WDT ≤WDD; writing WDRSTT restarts the Watchdog Timer.
Any attempt to restart the Watchdog Timer in the range [WDV; WDD] results in a Watchdog
error, even if the Watchdog is disabled. The bit WDERR is updated in the WDT_SR and the
“wdt_fault” signal to the Reset Controller is asserted.
Note that this feature can be disabled by programming a WDD value greater than or equal to the
WDV value. In such a configuration, restarting the Watchdog Timer is permitted in the whole
range [0; WDV] and does not generate an error. This is the default configuration on reset (the
WDD and WDV values are equal).
The status bits WDUNF (Watchdog Underflow) and WDERR (Watchdog Error) trigger an inter-
rupt, provided the bit WDFIEN is set in the mode register. The signal “wdt_fault” to the reset
controller causes a Watchdog reset if the WDRSTEN bit is set as already explained in the reset
controller programmer Datasheet. In that case, the processor and the Watchdog Timer are
reset, and the WDERR and WDUNF flags are reset.
If a reset is generated or if WDT_SR is read, the status bits are reset, the interrupt is cleared,
and the “wdt_fault” signal to the reset controller is deasserted.
Writing the WDT_MR reloads and restarts the down counter.
While the processor is in debug state or in idle mode, the counter may be stopped depending on
the value programmed for the bits WDIDLEHLT and WDDBGHLT in the WDT_MR.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More

Datasheet Download

Go To PDF Page

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :