Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


GS816136CD-250 Datasheet(Hoja de datos) 1 Page - GSI Technology

No. de Pieza. GS816136CD-250
Descripción  1M x 18 and 512K x 36 18Mb Sync Burst SRAMs
Descarga  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  GSI [GSI Technology]
Página de inicio  http://www.gsitechnology.com
Logo 

 
 1 page
background image
GS816118/36CD-333/300/250
1M x 18 and 512K x 36
18Mb Sync Burst SRAMs
333 MHz–250 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
165-Bump BGA
Commercial Temp
Industrial Temp
Preliminary
Rev: 1.00 9/2004
1/29
© 2004, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• IEEE 1149.1 JTAG-compatible Boundary Scan
• 2.5 V or 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• Automatic power-down for portable applications
• JEDEC-standard 165-bump BGA package
Functional Description
Applications
The GS816118/36CD is an 18,874,368-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV) and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode pin (Pin 14). Holding the FT mode pin low
places the RAM in Flow Through mode, causing output data to
bypass the Data Output Register. Holding FT high places the
RAM in Pipeline mode, activating the rising-edge-triggered Data
Output Register.
SCD Pipelined Reads
The GS816118/36CD is a SCD (Single Cycle Deselect) pipelined
synchronous SRAM. DCD (Dual Cycle Deselect) versions are
also available. SCD SRAMs pipeline deselect commands one
stage less than read commands. SCD RAMs begin turning off
their outputs immediately after the deselect command has been
captured in the input registers.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
Sleep Mode
Low power (Sleep mode) is attained through the assertion (High)
of the ZZ signal, or by stopping the clock (CK). Memory data is
retained during Sleep mode.
Core and Interface Voltages
The GS816118/36CD operates on a 1.8 V power supply. All input
are 1.8 V compatible. Separate output power (VDDQ) pins are used
to decouple output noise from the internal circuits and are 1.8 V
compatible.
Parameter Synopsis
-333
-300
-250
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
3.0
2.5
3.3
2.5
4.0
ns
ns
Curr (x18)
Curr (x32/x36)
375
435
335
390
280
330
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.5
4.5
5.0
5.0
5.5
5.5
ns
ns
Curr (x18)
Curr (x32/x36)
280
335
230
270
210
240
mA
mA




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download



Número de Pieza relacionado

Número de PiezaDescripción de ComponentesHtml ViewFabricante
GS816018C1M x 18 and 512K x 36 18Mb Sync Burst SRAMs 1 2 3 4 5 MoreGSI Technology
GS8160Z18CT18Mb Pipelined and Flow Through Synchronous NBT SRAM 1 2 3 4 5 MoreGSI Technology
IDT71V2577128K x 36 256K x 18 3.3V Synchronous SRAMs 2.5V I/O Flow-Through Outputs Burst Counter Single Cycle Deselect 1 2 3 4 5 MoreIntegrated Device Technology
AD5930Programmable Frequency Sweep and Output Burst Waveform Generator 1 2 3 4 5 MoreAnalog Devices
AND525-input AND gate with 2x drive strength. 1 ams AG
MC100EP16VB3.3V / 5V ECL Differential Receiver/Driver with High and Low Gain 1 2 3 4 5 MoreON Semiconductor
ADT7483ADual Channel Temperature Sensor and Over Temperature Alarm 1 2 3 4 5 MoreAnalog Devices
NCV85125.0 V Micropower 150 mA LDO Linear Regulator with DELAY Adjustable RESET and Monitor FLAG 1 2 3 4 5 MoreON Semiconductor

Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl