Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

LNBP21 Datasheet(PDF) 2 Page - STMicroelectronics

No. de Pieza. LNBP21
Descarga  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  STMICROELECTRONICS [STMicroelectronics]
Página de inicio

LNBP21 Datasheet(HTML) 2 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
 2 / 24 page
background image
power dissipation together with simple design and
I2CTM standard interfacing.
This IC has a built in DC/DC step-up controller
that, from a single supply source ranging from 8 to
15V, generates the voltages that let the linear
post-regulator to work at a minimum dissipated
power. An UnderVoltage Lockout circuit will
disable the whole circuit when the supplied VCC
drops below a fixed threshold (6.7V typically). The
internal 22KHz tone generator is factory trimmed
in accordance to the standards, and can be
controlled either by the I2CTM interface or by a
dedicated pin (DSQIN) that allows immediate
DiSEqCTM data encoding (*). All the functions of
this IC are controlled via I2CTM bus by writing 6
bits on the System Register (SR, 8 bits). The
same register can be read back, and two bits will
report the diagnostic status. When the IC is put in
Stand-by (EN bit LOW), the power blocks are
disabled and the loop-through switch between
LT1 and LT2 pins is closed, thus leaving all LNB
powering and control functions to the Master
Receiver (**). When the regulator blocks are
active (EN bit HIGH), the output can be logic
controlled to be 13 or 18 V (typ.) by mean of the
VSEL bit (Voltage SELect) for remote controlling
of non-DiSEqC LNBs. Additionally, it is possible to
increment by 1V (typ.) the selected voltage value
to compensate for the excess voltage drop along
the coaxial cable (LLC bit HIGH). In order to
minimize the power dissipation, the output voltage
of the internal step-up converter is adjusted to
allow the linear regulator to work at minimum
dropout. Another bit of the SR is addressed to the
remote control of non-DiSEqC LNBs: the TEN
(Tone ENable) bit. When it is set to HIGH, a
continuous 22KHz tone is generated regardless of
the DSQIN pin logic status. The TEN bit must be
set LOW when the DSQIN pin is used for
DiSEqCTM interfacing is completed by the built-in
22KHz tone detector. Its input pin (DETIN) must
be AC coupled to the DiSEqCTM bus, and the
DSQOUT pin (*).
In order to improve design flexibility and to allow
implementation of newcoming LNB remote control
standards, an analogic modulation input pin is
available (EXTM). An appropriate DC blocking
capacitor must be used to couple the modulating
signal source to the EXTM pin. When external
modulation is not used, the relevant pin can be left
The current limitation block has two thresholds
that can be selected by the ISEL bit of the SR; the
lower threshold is between 400 and 550mA
(ISEL=HIGH), while the higher threshold is
between 500 and 650mA (ISEL=LOW).
The current protection block is SOA type. This
limits the short circuit current (ISC) typically at
200mA with ISEL=HIGH and at 300mA with
ISEL=LOW when the output port is connected to
It is possible to set the Short Circuit Current
protection either statically (simple current clamp)
or dynamically by the PCL bit of the SR; when the
PCL (Pulsed Current Limiting) bit is set to LOW,
dynamically: as soon as an overload is detected,
the output is shut-down for a time toff, typically
900ms. Simultaneously the OLF bit of the System
Register is set to HIGH. After this time has
elapsed, the output is resumed for a time ton=1/
10toff (typ.). At the end of ton, if the overload is still
detected, the protection circuit will cycle again
through Toff and Ton. At the end of a full Ton in
which no overload is detected, normal operation is
resumed and the OLF bit is reset to LOW. Typical
Ton+Toff time is 990ms and it is determined by an
internal timer. This dynamic operation can greatly
reduce the power dissipation in short circuit
condition, still ensuring excellent power-on start
up in most conditions (**).
However, there could be some cases in which an
highly capacitive load on the output may cause a
difficult start-up when the dynamic protection is
chosen. This can be solved by initiating any power
start-up in static mode (PCL=HIGH) and then
switching to the dynamic mode (PCL=LOW) after
a chosen amount of time. When in static mode,
the OLF bit goes HIGH when the current clamp
limit is reached and returns LOW when the
overload condition is cleared.
This IC is also protected against overheating:
when the junction temperature exceeds 150°C
(typ.), the step-up converter and the linear
regulator are shut off, the loop-trough switch is
opened, and the OTF bit of the SR is set to HIGH.
Normal operation is resumed and the OTF bit is
reset to LOW when the junction is cooled down to
140°C (typ.).
(*): External components are needed to comply to bi-directional DiSEqCTM bus hardware requirements. Full compliance of the whole appli-
cation to DiSEqCTM specifications is not implied by the use of this IC.
(**): The current limitation circuit has no effect on the loop-through switch. When EN bit is LOW, the current flowing from LT1 to LT2 must be
externally limited.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 

Datasheet Download

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :