Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

CAT1163 Datasheet(PDF) 3 Page - Catalyst Semiconductor

No. de Pieza. CAT1163
Descripción  Supervisory Circuits with I2C Serial Serial CMOS EEPROM, Precision Reset Controller and Watchdog Timer
Descarga  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  CATALYST [Catalyst Semiconductor]
Página de inicio  http://www.catalyst-semiconductor.com
Logo 

CAT1163 Datasheet(HTML) 3 Page - Catalyst Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
CAT1163
© 2007 Catalyst Semiconductor, Inc.
3
Doc. No. 3003 Rev. E
Characteristics subject to change without notice
D.C. OPERATING CHARACTERISTICS
VCC = 2.7V to 6.0V, unless otherwise specified.
Symbol
Parameter
Test Conditions
Min
Typ
Max
Units
ICC
Power Supply Current
fSCL = 100kHz
3
mA
VCC = 3.3V
40
µA
ISB
Standby Current
VCC = 5V
50
µA
ILI
Input Leakage Current
VIN = GND or VCC
2
µA
ILO
Output Leakage Current
VIN = GND or VCC
10
µA
VIL
Input Low Voltage
-1
VCC x 0.3
V
VIH
Input High Voltage
VCC x 0.7
VCC + 0.5
V
VOL1
Output Low Voltage (SDA)
IOL = 3 mA, VCC = 3.0V
0.4
V
CAPACITANCE
TA = 25ºC, f = 1.0MHz, VCC = 5V
Symbol
Test
Conditions
Max
Units
CI/O
(1)
Input/Output Capacitance (SDA)
VI/O = 0V
8
pF
CIN
(1)
Input Capacitance (SCL)
VIN = 0V
6
pF
A.C. CHARACTERISTICS
VCC = 2.7V to 6.0V unless otherwise specified. Output Load is 1 TTL Gate and 100pF.
Vcc = 2.7V - 6V Vcc = 4.5V – 5.5V
Symbol
Parameter
Min
Max
Min
Max
Units
FSCL
Clock Frequency
100
400
kHz
TI
(1)
Noise Suppresion Time Constant at SCL, SDA Inputs
200
200
ns
tAA
SLC Low to SDA Data Out and ACK Out
3.5
1
µs
tBUF
(1)
Time the Bus Must be Free Before a New Transmission
Can Start
4.7
1.2
µs
tHD:STA
Start Condition Hold Time
4
0.6
µs
tLOW
Clock Low Period
4.7
1.2
µs
tHIGH
Clock High Period
4
0.6
µs
tSU:STA
Start Condition Setup Time (for a Repeated Start Condition)
4.7
0.6
µs
tHD:DAT
Data in Hold Time
0
0
ns
tSU:DAT
Data in Setup Time
50
50
ns
tR
(1)
SDA and SCL Rise Time
1
0.3
µs
tF
(1)
SDA and SCL Fall Time
300
300
ns
tSU:STO
Stop Condition Setup Time
4
0.6
µs
tDH
Data Out Hold Time
100
100
ns
POWER-UP TIMING
(1)(2)
Symbol
Parameter
Max
Units
tPUR
Power-up to Read Operation
1
ms
tPUW
Power-up to Write Operation
1
ms
Notes:
(1) This parameter is tested initially and after a design or process change that affects the parameter.
(2) tPUR and tPUW are the delays required from the time VCC is stable until the specific operation can be initiated.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn