Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

AM29LV040B Datasheet(PDF) 4 Page - Advanced Micro Devices

No. de Pieza. AM29LV040B
Descripción  4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only, Uniform Sector 32-Pin Flash Memory
Descarga  37 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AMD [Advanced Micro Devices]
Página de inicio
Logo AMD - Advanced Micro Devices

AM29LV040B Datasheet(HTML) 4 Page - Advanced Micro Devices

  AM29LV040B_06 Hoja de datos HTML 1Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 2Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 3Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 4Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 5Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 6Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 7Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 8Page - Advanced Micro Devices AM29LV040B_06 Hoja de datos HTML 9Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 37 page
background image
21354E4 October 11, 2006
The Am29LV040B is a single power supply, 4 Mbit, 3.0
Volt-only Flash memory device organized as 524,288
bytes. The data appears on DQ0-DQ7. The device is
available in 32-pin PLCC and 32-pin TSOP packages. All
read, erase, and program operations are accomplished
using only a single power supply. The device can also be
programmed in standard EPROM programmers.
The device offers access times of 60, 70, 90, and 120 ns
allowing high speed microprocessors to operate without
wait states. To eliminate bus contention, the device has
separate control pins—chip enable (CE#), write enable
(WE#), and output enable (OE#)—to control normal
read and write operations.
The device requires only a single power supply (2.7
V–3.6V) for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard. Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The Unlock Bypass mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase
command sequence. This initiates the Embedded
Erase algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase, the
device automatically times the erase pulse widths and
verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by reading the DQ7 (Data#
Polling) and DQ6 (toggle) status bits. After a program
or erase cycle has been completed, the device is ready
to read array data or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection measures include a low
VCC detector that automatically inhibits write opera-
tions during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of the sectors of
memory. This is achieved via programming equipment.
The Erase Suspend feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the automatic sleep mode.
The system can also place the device into the standby
mode. Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 

Datasheet Download

Go To PDF Page

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :