High Dynamic Range, 2 Channel IF Amplifier with Power Control

100 - 400 MHz

AM55-0024

M/A-COM Inc. and its affiliates reserve the right to make changes to the

product(s) or information contained herein without notice. M/A-COM makes

no warranty, representation or guarantee regarding the suitability of its

products for any particular purpose, nor does M/A-COM assume any liability

whatsoever arising out of the use or application of any product(s) or

information.

•

North America Tel: 800.366.2266 / Fax: 978.366.2266

•

Europe Tel: 44.1908.574.200 / Fax: 44.1908.574.300

•

Asia/Pacific Tel: 81.44.844.8296 / Fax: 81.44.844.8298

Visit www.macom.com for additional data sheets and product information.

V7

3

11. Max Clock Speed = 40 MHz

12. Ton = Toff

13. Tsu = >3ns

14. Thold = >7ns

15. Data clocked in on rising clock edge

Data

Clock

Latch

Operating Instructions

The

AM55-0024

can

operate

with

voltages

between +3 V and +5 V. The amplifier voltages are

applied to pins A2, A3, B2 and B3 respectively.

A1 and B1 supply the Vdd to the logic circuits and

thus must be the same levels as the logic driving

the Clock, Latch Enable and Data ports.

The

amplifiers and logic circuits are independent and

need not be the same levels.

Serial Interface

Each channel in the AM55-0024 is independently

controllable with a 3 wire serial interface: Clock,

Data, and Latch Enable.

These lines can be

shared based on application requirements.

The

attenuator within the device is controlled with a 6 bit

word, enabling the selection of 64 possible states.

The highest gain state is '000000', and the lowest is

'111111'. The sequence for shifting the data is as

follows:

Present data (Least significant bit first),

strobe clock, repeat until 6 bits have been

presented and clocked, then strobe the latch

enable line, which implements the state change.

9. All inductors are 470 nH

10. All capacitors are 10,000 pF

IF In A

IF In B

B3

A3

B2

A2

IF Out A

IF Out B

AM55-0024

8 mm PBGA