Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TDA9855 Datasheet(PDF) 11 Page - NXP Semiconductors

No. de pieza TDA9855
Descripción Electrónicos  I2C-bus controlled BTSC stereo/SAP decoder and audio processor
Download  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA9855 Datasheet(HTML) 11 Page - NXP Semiconductors

Back Button TDA9855 Datasheet HTML 7Page - NXP Semiconductors TDA9855 Datasheet HTML 8Page - NXP Semiconductors TDA9855 Datasheet HTML 9Page - NXP Semiconductors TDA9855 Datasheet HTML 10Page - NXP Semiconductors TDA9855 Datasheet HTML 11Page - NXP Semiconductors TDA9855 Datasheet HTML 12Page - NXP Semiconductors TDA9855 Datasheet HTML 13Page - NXP Semiconductors TDA9855 Datasheet HTML 14Page - NXP Semiconductors TDA9855 Datasheet HTML 15Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 52 page
background image
1997 Nov 04
11
Philips Semiconductors
Product specification
I2C-bus controlled BTSC stereo/SAP
decoder and audio processor
TDA9855
SUBWOOFER; SURROUND SOUND CONTROL
The subwoofer or the surround mode can be activated with
the control bit SUR (see Table 6). A low bit provides an
output signal 1
2(L + R) in subwoofer mode, a high bit
selects surround mode and provides an output signal
1
2(L − R). The signal is fed through a volume control stage
with a range from +14 to
−14 dB in 2 dB steps on top of the
main channel control to the output pin OUTS. The last
setting is the mute position (see Table 11). The capacitor
C35 at pin SW provides a 230 Hz low-pass filter in
subwoofer mode. In surround mode this capacitor should
be disconnected. If balance is not in mid position the
selected left and right output levels will be combined.
MUTE
The mute function can be activated independently with the
last step of volume or subwoofer/surround control at the
left, right or centre output. By setting the general mute bit
GMU via the I2C-bus all audio part outputs are muted.
All channels include an independent zero-crossing
detector. The zero-crossing mute feature can be selected
via bit TZCM:
TZCM = 0: forced mute with direct execution
TZCM = 1: execution in time with signal zero-crossing.
In the zero-crossing mode a change of the GMU bit is
activated but not executed. The execution is enabled at
the next zero-crossing of the signal. To avoid a large delay
of mute switching, when very low frequencies are
processed, or the output signal amplitude is lower than the
DC offset voltage, the following I2C-bus transmissions are
needed:
A first transmission for mute execution
A second transmission approximately 100 ms later,
which must switch the zero-crossing mode to forced
mute (TZCM = 0)
A third transmission to reactivate the zero-crossing
mode (TZCM = 1). This transmission can take place
immediately, but must follow before the next mute
execution.
Adjustment procedure
COMPOSITE INPUT LEVEL ADJUSTMENT
Apply the composite signal (from the FM demodulator)
with 100% modulation (25 kHz deviation) L + R;
fi = 300 Hz. Set input level control via the I2C-bus
monitoring line output (500 mV
±20 mV). Store the setting
in a non-volatile memory. Adjustment of the spectral and
wideband expander is performed via the stereo channel
separation adjust.
AUTOMATIC ADJUSTMENT PROCEDURE
• Capacitors of external inputs EIL and EIR must be
grounded
• Composite input signal L = 300 Hz, R = 3.1 kHz,
14% modulation for each channel; volume gain +16 dB
via the I2C-bus; to avoid annoying sound level set GMU
bit to logic 1 during adjustment procedure
• Effects, AVL, loudness off
• Selector setting SC0, SC1 and SC2 = 0, 0, 0
(see Table 12)
• Line out setting bits: STEREO = 1, SAP = 0
(see Table 21)
• Start adjustment by transmission ADJ = 1 in register
ALI3; the decoder will align itself
• After 1 second, stop alignment by transmitting ADJ = 0
in register ALI3 read the alignment data by an I2C-bus
read operation from ALR1 and ALR2
(see Chapter “I2C-bus protocol”) and store it in a
non-volatile memory; the alignment procedure
overwrites the previous data stored in ALI1 and ALI2
• Disconnect the capacitors of external inputs from
ground.
MANUAL ADJUSTMENT
Manual adjustment is necessary when no dual tone
generator is available (e.g. for service).
• Spectral and wideband data have to be set to 10000
(middle position for adjustment range)
• Composite input L = 300 Hz; 14% modulation
• Adjust channel separation by varying wideband data
• Composite input L = 3 kHz; 14% modulation
• Adjust channel separation by varying spectral data
• Iterative spectral/wideband operation for optimum
adjustment
• Store data in non-volatile memory.
After every power-on, the alignment data and the input
level adjustment data must be loaded from the non-volatile
memory.
TIMING CURRENT FOR RELEASE RATE
Due to possible internal and external spreading, the timing
current can be adjusted via the I2C-bus (see Table 25) as
recommended by dbx.


Número de pieza similar - TDA9855

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
TDA9850 PHILIPS-TDA9850 Datasheet
203Kb / 32P
   I2C-bus controlled BTSC stereo/SAP decoder
1995 Jun 19
TDA9850T PHILIPS-TDA9850T Datasheet
203Kb / 32P
   I2C-bus controlled BTSC stereo/SAP decoder
1995 Jun 19
TDA9851 PHILIPS-TDA9851 Datasheet
145Kb / 20P
   I2C-bus controlled economic BTSC stereo decoder
1997 Nov 12
TDA9851T PHILIPS-TDA9851T Datasheet
145Kb / 20P
   I2C-bus controlled economic BTSC stereo decoder
1997 Nov 12
TDA9852 PHILIPS-TDA9852 Datasheet
258Kb / 40P
   I2C-bus controlled BTSC stereo/SAP decoder and audio processor
1997 Mar 11
More results

Descripción similar - TDA9855

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
TDA9852 PHILIPS-TDA9852 Datasheet
258Kb / 40P
   I2C-bus controlled BTSC stereo/SAP decoder and audio processor
1997 Mar 11
TDA9850 PHILIPS-TDA9850 Datasheet
203Kb / 32P
   I2C-bus controlled BTSC stereo/SAP decoder
1995 Jun 19
TDA9853H PHILIPS-TDA9853H Datasheet
147Kb / 28P
   I2C-bus controlled economic BTSC stereo decoder and audio processor
2000 Dec 11
TDA9851 PHILIPS-TDA9851 Datasheet
145Kb / 20P
   I2C-bus controlled economic BTSC stereo decoder
1997 Nov 12
TDA3833 PHILIPS-TDA3833 Datasheet
95Kb / 13P
   BTSC-stereo/SAP/DBX decoder and DBX expander
September 1992
TDA8425 PHILIPS-TDA8425 Datasheet
285Kb / 24P
   Hi-fi stereo audio processor; I2C-bus
October 1988
TDA8424 PHILIPS-TDA8424 Datasheet
254Kb / 23P
   Hi-Fi stereo audio processor; I2C-bus
September 1992
TDA8421 PHILIPS-TDA8421 Datasheet
294Kb / 26P
   Hi-fi stereo audio processor; I2C bus
May 1988
TDA8425V7 PHILIPS-TDA8425V7 Datasheet
286Kb / 24P
   Hi-fi stereo audio processor; I2C-bus
October 1988
TDA8426 PHILIPS-TDA8426 Datasheet
269Kb / 24P
   Hi-fi stereo audio processor; I2C-bus
March 1991
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com