Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADSP-BF561SKBCZ6002 Datasheet(PDF) 10 Page - Analog Devices

No. de pieza ADSP-BF561SKBCZ6002
Descripción Electrónicos  Blackfin짰 Embedded Symmetric Multiprocessor
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF561SKBCZ6002 Datasheet(HTML) 10 Page - Analog Devices

Back Button ADSP-BF561SKBCZ6002 Datasheet HTML 6Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 7Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 8Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 9Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 10Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 11Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 12Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 13Page - Analog Devices ADSP-BF561SKBCZ6002 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 64 page
background image
Rev. B
|
Page 10 of 64
|
June 2007
ADSP-BF561
DMA channels, one for transmit and one for receive. These
DMA channels have lower default priority than most DMA
channels because of their relatively low service rates.
The baud rate, serial data format, error code generation and
status, and interrupts for the UART port are programmable.
The UART programmable features include:
• Supporting bit rates ranging from (f
SCLK/1,048,576) bits per
second to (f
SCLK/16) bits per second.
• Supporting data formats from seven bits to 12 bits per
frame.
• Both transmit and receive operations can be configured to
generate maskable interrupts to the processor.
The UART port’s clock rate is calculated as:
Where the 16-bit UART_Divisor comes from the UART_DLH
register (most significant 8 bits) and UART_DLL register (least
significant 8 bits).
In conjunction with the general-purpose timer functions,
autobaud detection is supported.
The capabilities of the UART are further extended with support
for the Infrared Data Association (IrDA) serial infrared physical
layer link specification (SIR) protocol.
PROGRAMMABLE FLAGS (PFx)
The ADSP-BF561 has 48 bidirectional, general-purpose I/O,
programmable flag (PF47–0) pins. Some programmable flag
pins are used by peripherals (see Pin Descriptions on Page 17).
When not used as a peripheral pin, each programmable flag can
be individually controlled by manipulation of the flag control,
status, and interrupt registers as follows:
• Flag direction control register – Specifies the direction of
each individual PFx pin as input or output.
• Flag control and status registers – Rather than forcing the
software to use a read-modify-write process to control the
setting of individual flags, the ADSP-BF561 employs a
“write one to set” and “write one to clear” mechanism that
allows any combination of individual flags to be set or
cleared in a single instruction, without affecting the level of
any other flags. Two control registers are provided, one
register is written-to in order to set flag values, while
another register is written-to in order to clear flag values.
Reading the flag status register allows software to interro-
gate the sense of the flags.
• Flag interrupt mask registers – These registers allow each
individual PFx pin to function as an interrupt to the pro-
cessor. Similar to the flag control registers that are used to
set and clear individual flag values, one flag interrupt mask
register sets bits to enable an interrupt function, and the
other flag interrupt mask register clears bits to disable an
interrupt function. PFx pins defined as inputs can be con-
figured to generate hardware interrupts, while output PFx
pins can be configured to generate software interrupts.
• Flag interrupt sensitivity registers – These registers specify
whether individual PFx pins are level- or edge-sensitive
and specify, if edge-sensitive, whether just the rising edge
or both the rising and falling edges of the signal are signifi-
cant. One register selects the type of sensitivity, and one
register selects which edges are significant for edge
sensitivity.
PARALLEL PERIPHERAL INTERFACE
The ADSP-BF561 processor provides two parallel peripheral
interfaces (PPI0, PPI1) that can connect directly to parallel A/D
and D/A converters, video encoders and decoders, and other
general-purpose peripherals. The PPI consists of a dedicated
input clock pin, up to 3 frame synchronization pins, and up to
16 data pins. The input clock supports parallel data rates at up to
f
SCLK/2 MHz, and the synchronization signals can be configured
as either inputs or outputs.
The PPI supports a variety of general-purpose and ITU-R 656
modes of operation. In general-purpose mode, the PPI provides
half-duplex, bi-directional data transfer with up to 16 bits of
data. Up to 3 frame synchronization signals are also provided.
In ITU-R 656 mode, the PPI provides half-duplex, bi-direc-
tional transfer of 8- or 10-bit video data. Additionally, on-chip
decode of embedded start-of-line (SOL) and start-of-field (SOF)
preamble packets is supported.
General-Purpose Mode Descriptions
The general-purpose modes of the PPI are intended to suit a
wide variety of data capture and transmission applications.
Three distinct submodes are supported:
• Input mode – frame syncs and data are inputs into the PPI.
• Frame capture mode – frame syncs are outputs from the
PPI, but data are inputs.
• Output mode – frame syncs and data are outputs from the
PPI.
Input Mode
Input mode is intended for ADC applications, as well as video
communication with hardware signaling. In its simplest form,
PPI_FS1 is an external frame sync input that controls when to
read data. The PPI_DELAY MMR allows for a delay (in
PPI_CLK cycles) between reception of this frame sync and the
initiation of data reads. The number of input data samples is
user programmable and defined by the contents of the
PPI_COUNT register. The PPI supports 8-bit, and 10-bit
through 16-bit data, and are programmable in the
PPI_CONTROL register.
Frame Capture Mode
Frame capture mode allows the video source(s) to act as a slave
(e.g., for frame capture). The ADSP-BF561 processors control
when to read from the video source(s). PPI_FS1 is an HSYNC
output and PPI_FS2 is a VSYNC output.
UART Clock Rate
fSCLK
16
UART_Divisor
×
-----------------------------------------------
=


Número de pieza similar - ADSP-BF561SKBCZ6002

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-BF561SKBCZ600 AD-ADSP-BF561SKBCZ600 Datasheet
508Kb / 52P
   Blackfin Embedded Symmetric Multi-Processor
REV. C
ADSP-BF561SKBCZ600 AD-ADSP-BF561SKBCZ600 Datasheet
2Mb / 60P
   Blackfin Embedded Symmetric Multiprocessor
REV. A
More results

Descripción similar - ADSP-BF561SKBCZ6002

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
ADSP-BF561SKBCZ-6V AD-ADSP-BF561SKBCZ-6V Datasheet
3Mb / 64P
   Blackfin Embedded Symmetric Multiprocessor
Rev. E
ADSP-BF561 AD-ADSP-BF561_06 Datasheet
2Mb / 60P
   Blackfin Embedded Symmetric Multiprocessor
REV. A
ADSP-BF538 AD-ADSP-BF538_07 Datasheet
2Mb / 56P
   Blackfin짰 Embedded Processor
REV. 0
ADSP-BF531 AD-ADSP-BF531_07 Datasheet
3Mb / 60P
   Blackfin짰 Embedded Processor
Rev. E
ADSP-BF561 AD-ADSP-BF561 Datasheet
508Kb / 52P
   Blackfin Embedded Symmetric Multi-Processor
REV. C
logo
Gamewell-FCI by Honeywe...
CAB-A GAMEWELL-FCI-CAB-A Datasheet
170Kb / 4P
   MULTIPROCESSOR-BASED
logo
Analog Devices
AD14060L AD-AD14060L_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
logo
Vincotech
10-FZ06NBA100SG10-M305L58 VINCOTECH-10-FZ06NBA100SG10-M305L58 Datasheet
2Mb / 18P
   symmetric booster
logo
Analog Devices
AD14060 AD-AD14060_15 Datasheet
1Mb / 48P
   DSP Multiprocessor Family
REV. B
logo
RF Micro Devices
RFSW6223 RFMD-RFSW6223 Datasheet
818Kb / 8P
   DPDT SYMMETRIC SWITCH
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com