54AC11533, 74AC11533

OCTAL DTYPE TRANSPARENT LATCHES

WITH 3STATE OUTPUTS

SCAS004 − D2957, JULY 1987 − REVISED APRIL 1993

POST OFFICE BOX 655303

POST OFFICE BOX 1443

2−5

PARAMETER MEASUREMENT INFORMATION

From Output

Under Test

CL = 50 pF

(see Note A)

LOAD CIRCUIT

S1

2

× VCC

500

Ω

500

Ω

tPLH /tPHL

tPLZ /tPZL

tPHZ /tPZH

Open

2

× VCC

GND

tPHL

tPLH

Output

Control

(low-level

enabling)

Output

Waveform 1

S1 at 2

× VCC

(see Note C)

Output

Waveform 2

S1 at GND

(see Note C)

VOL

VOH

tPZL

tPZH

tPLZ

tPHZ

50%

50%

50%

50%

[ VCC

VCC

0 V

50% VCC

50% VCC

VOH

VOL

0 V

50% VCC

20% VCC

50% VCC

80% VCC

[ 0 V

VCC

GND

Open

Input

(see Note B)

Output

VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS

TEST

S1

50%

50%

50%

VCC

VCC

0 V

0 V

th

tsu

VOLTAGE WAVEFORMS

Data Input

Timing Input

(see Note B)

NOTES: A. CL includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR

≤ 10 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms