Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TC9462F Datasheet(PDF) 3 Page - Toshiba Semiconductor |
|
TC9462F Datasheet(HTML) 3 Page - Toshiba Semiconductor |
3 / 17 page TC9462F 2001-11-05 3 Pin Function Pin No. Symbol I/O Functional Description Remarks 1 TEST0 I Test mode terminal. Normally, keep at open. With pull-up resistor. 2 HSO O 3 UHSO O Playback speed mode flag output terminal. UHSO HSO Playback Speed H H Normal H L 2 times L H 4 times L L ¾ ¾ 4 EMPH O Subcode Q data emphasis flag output terminal. Emphasis ON at “H” level and OFF at “L” level. The output polarity can invert by command. ¾ 5 LRCK O Channel clock output terminal. (44.1 kHz) L-ch at “L” level and R-ch at “H” level. The output polarity can invert by command. ¾ 6 VSS ¾ Digital GND terminal. ¾ 7 BCK O Bit clock output terminal. (1.4112 MHz) ¾ 8 AOUT O Audio data output terminal. ¾ 9 DOUT O Digital data output terminal. ¾ 10 MBOV O Buffer memory over signal output terminal. Over at “H” level. ¾ 11 IPF O Correction flag output terminal. At “H” level, AOUT output is made to correction impossibility by C2 correction processing. ¾ 12 SBOK O Subcode Q data CRCC check adjusting result output terminal. The adjusting result is OK at “H” level. ¾ 13 CLCK I/O Subcode P~W data readout clock input/output terminal. This terminal can select by command bit. Schmitt input 14 VDD ¾ Digital power supply voltage terminal. ¾ 15 VSS ¾ Digital GND terminal. ¾ 16 DATA O Subcode P~W data output terminal. ¾ 17 SFSY O Play-back frame sync signal output terminal. ¾ 18 SBSY O Subcode block sync signal output terminal. ¾ 19 SPCK O Processor status signal readout clock output terminal. ¾ 20 SPDA O Processor status signal output terminal. ¾ 21 COFS O Correction frame clock output terminal. (7.35 kHz) ¾ 22 MONIT O Internal signal (DSP internal flag and PLL clock) output terminal. Selected by command. This terminal output the text data with serial by command. ¾ 23 VDD ¾ Digital power supply voltage terminal. ¾ 24 TESIO0 I Test input/output terminal. Normally, keep at “L” level. The terminal that inputted the clock for read of text data by command. ¾ 25 P2VREF ¾ PLL double reference voltage supply terminal. ¾ 26 HSSW O This terminal is used to output PVREF or HiZ by command. 2-state output. (PVREF, HiZ) 27 ZDET O 1 bit DA converter zero detect flag output terminal. ¾ 28 PDO O Phase difference signal output terminal of EFM signal and PLCK signal. 3-state output. (P2VREF, PVREF, VSS) |
Número de pieza similar - TC9462F |
|
Descripción similar - TC9462F |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |