Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST62T53C Datasheet(PDF) 51 Page - STMicroelectronics |
|
ST62T53C Datasheet(HTML) 51 Page - STMicroelectronics |
51 / 86 page 51/86 ST62T53C/T60C/T63C ST62E60C AUTO-RELOAD TIMER (Cont’d) AR Status Control Register 1(ARSC1) Address: D7h — Read/Write Bist 7-5 = PS2-PS0: Prescaler Division Selection Bits 2-0. These bits determine the Prescaler divi- sion ratio. The prescaler itself is not affected by these bits. The prescaler division ratio is listed in the following table: Table 13. Prescaler Division Ratio Selection Bit 4 = D4: Reserved. Must be kept reset. Bit 3-2 = SL1-SL0: Timer Input Edge Control Bits 1- 0. These bits control the edge function of the Timer input pinfor external synchronization. If bit SL0 is re- set, edge detection is disabled; if set edge detection is enabled. If bit SL1 is reset, the AR Timer input pin is rising edge sensitive; if set, it is falling edge sen- sitive. Bit 1-0 = CC1-CC0: Clock Source Select Bit 1-0. These bits select the clock source for the AR Timer through the AR Multiplexer. The programming of the clock sources is explained in the following Table 14: Table 14. Clock Source Selection. AR Load Register ARLR. The ARLR load register is used to read or write the ARTC counter register “on the fly” (while it is counting). The ARLR regis- ter is not affected by system reset. AR Load Register (ARLR) Address: DBh — Read/Write Bit 7-0 = D7-D0: Load Register Data Bits. These are the load register data bits. AR Reload/Capture Register. The ARRC reload/ capture register is used to hold the auto-reload value which is automatically loaded into the coun- ter when overflow occurs. AR Reload/Capture (ARRC) Address: D9h — Read/Write Bit 7-0 = D7-D0: Reload/Capture Data Bits. These are the Reload/Capture register data bits. AR Compare Register. The CP compare register is used to hold the compare value for the compare function. AR Compare Register (ARCP) Address: DAh — Read/Write Bit 7-0 = D7-D0: Compare Data Bits. These are the Compare register data bits. 70 PS2 PS1 PS0 D4 SL1 SL0 CC1 CC0 PS2 PS1 PS0 ARPSC Division Ratio 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 2 4 8 16 32 64 128 SL1 SL0 Edge Detection X 0 Disabled 0 1 Rising Edge 1 1 Falling Edge CC1 CC0 Clock Source 00 Fint 01 Fint Divided by 3 1 0 ARTIMin Input Clock 1 1 Reserved 70 D7 D6 D5 D4 D3 D2 D1 D0 70 D7 D6 D5 D4 D3 D2 D1 D0 70 D7 D6 D5 D4 D3 D2 D1 D0 51 |
Número de pieza similar - ST62T53C |
|
Descripción similar - ST62T53C |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |