Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST722511R6T6 Datasheet(PDF) 55 Page - STMicroelectronics |
|
ST722511R6T6 Datasheet(HTML) 55 Page - STMicroelectronics |
55 / 164 page ST72311R, ST72511R, ST72512R, ST72532R 55/164 PWM AUTO-RELOAD TIMER (Cont’d) 10.3.2 Functional Description Counter The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every ris- ing edge of the clock signal. It is possible to read or write the contents of the counter on the fly by reading or writing the Counter Access register (CAR). When a counter overflow occurs, the counter is automatically reloaded with the contents of the ARR register (the prescaler is not affected). Counter clock and prescaler The counter clock frequency is given by: fCOUNTER =fINPUT /2 CC[2:0] The timer counter’s input clock (fINPUT) feeds the 7-bit programmable prescaler, which selects one of the 8 available taps of the prescaler, as defined by CC[2:0] bits in the Control/Status Register (CSR). Thus the division factor of the prescaler can be set to 2 n (where n = 0, 1,..7). This fINPUT frequency source is selected through the EXCL bit of the CSR register and can be either the fCPU or an external input frequency fEXT. The clock input to the counter is enabled by the TCE (Timer Counter Enable) bit in the CSR regis- ter. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source. Counter and Prescaler Initialization After RESET, the counter and the prescaler are cleared and fINPUT =fCPU. The counter can be initialized by: – Writing to the ARR register and then setting the FCRL (Force Counter Re-Load) and the TCE (Timer Counter Enable) bits in the CSR register. – Writing to the CAR counter access register, In both cases the 7-bit prescaler is also cleared, whereupon counting will start from a known value. Direct access to the prescaler is not possible. Output compare control The timer compare function is based on four differ- ent comparisons with the counter (one for each PWMx output). Each comparison is made be- tween the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cy- cle register (DCRx) at each overflow of the coun- ter. This double buffering method avoids glitch gener- ation when changing the duty cycle on the fly. Figure 31. Output compare control COUNTER FDh FEh FFh FDh FEh FFh FDh FEh ARR=FDh fCOUNTER OCRx DCRx FDh FEh FDh FEh FFh PWMx |
Número de pieza similar - ST722511R6T6 |
|
Descripción similar - ST722511R6T6 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |