74LVX373MTR datasheet(1/13 Pages) STMICROELECTRONICS

No. de pieza	74LVX373MTR

Descripción Electrónicos	LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS

Download	13 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

1 / 13 page

1/13

August 2004

s

HIGH SPEED:

tPD=5.8ns (TYP.) at VCC = 3.3V

s

5V TOLERANT INPUTS

s

POWER-DOWN PROTECTION ON INPUTS

s

INPUT VOLTAGE LEVEL:

VIL = 0.8V, VIH = 2V at VCC =3V

s

LOW POWER DISSIPATION:

ICC = 4 µA (MAX.) at TA=25°C

s

LOW NOISE:

VOLP = 0.3V (TYP.) at VCC =3.3V

s

SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 4 mA (MIN) at VCC =3V

s

BALANCED PROPAGATION DELAYS:

tPLH ≅ tPHL

s

OPERATING VOLTAGE RANGE:

VCC(OPR) = 2V to 3.6V (1.2V Data Retention)

s

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 373

s

IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The 74LVX373 is a low voltage CMOS OCTAL

D-TYPE LATCH with 3 STATE OUTPUT NON

INVERTING fabricated with sub-micron silicon

gate and double-layer metal wiring C2MOS

technology. It is ideal for low power, battery

operated and low noise 3.3V applications.

This 8 bit D-Type latch is controlled by a latch

enable input (LE) and an output enable input (OE).

While the LE input is held at a high level, the Q

outputs will follow the data input precisely.

When the LE is taken low, the Q outputs will be

latched precisely at the logic level of D input data.

While the (OE) input is low, the 8 outputs will be in

a normal logic state (high or low logic level) and

while high level the outputs will be in a high

impedance state.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage.

This device can be used to interface 5V to 3V. It

combines high speed performance with the true

CMOS low power consumption.

All

inputs

and

outputs

are

equipped

with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

74LVX373

LOW VOLTAGE CMOS OCTAL D-TYPE LATCH

(3-STATE NON INV.) WITH 5V TOLERANT INPUTS

Figure 1: Pin Connection And IEC Logic Symbols

Table 1: Order Codes

PACKAGE

T & R

SOP

74LVX373MTR

TSSOP

74LVX373TTR

TSSOP

SOP

Rev. 4

Número de pieza similar - 74LVX373MTR

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
STMicroelectronics	74LVX373MTR	77Kb / 10P	LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS

More results

Descripción similar - 74LVX373MTR

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
STMicroelectronics	74LVX373	77Kb / 10P	LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX573	210Kb / 10P	LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX573	299Kb / 13P	LOW VOLTAGE CMOS OCTAL D-TYPE LATCH (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX374	301Kb / 13P	LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX574	301Kb / 13P	LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX541	291Kb / 12P	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
	74LVX240	258Kb / 12P	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE INV.) WITH 5V TOLERANT INPUTS
	74LCX240	241Kb / 12P	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE INV.) WITH 5V TOLERANT INPUTS AND OUTPUTS
	74LCX240M	187Kb / 9P	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE INV) WITH 5V TOLERANT INPUTS AND OUTPUTS
	74LCX573	227Kb / 10P	OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

More results

74LVX373MTR Datasheet(PDF) 1 Page - STMicroelectronics

74LVX373MTR Datasheet(HTML) 1 Page - STMicroelectronics

Número de pieza similar - 74LVX373MTR

Descripción similar - 74LVX373MTR

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Datasheet Descarga

Enlace URL