Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CDC586PAH Datasheet(PDF) 5 Page - Texas Instruments

No. de pieza CDC586PAH
Descripción Electrónicos  3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

CDC586PAH Datasheet(HTML) 5 Page - Texas Instruments

  CDC586PAH Datasheet HTML 1Page - Texas Instruments CDC586PAH Datasheet HTML 2Page - Texas Instruments CDC586PAH Datasheet HTML 3Page - Texas Instruments CDC586PAH Datasheet HTML 4Page - Texas Instruments CDC586PAH Datasheet HTML 5Page - Texas Instruments CDC586PAH Datasheet HTML 6Page - Texas Instruments CDC586PAH Datasheet HTML 7Page - Texas Instruments CDC586PAH Datasheet HTML 8Page - Texas Instruments CDC586PAH Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
CDC586
3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS336D – FEBRUARY 1993 – REVISED OCTOBER 1998
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
CLKIN
45
I
Clock input. CLKIN is the clock signal distributed by the CDC586 clock-driver circuit. CLKIN provides the
reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed
frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN
signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference
signal.
CLR
40
I
CLR is used for testing purposes only.
FBIN
48
I
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of
the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks
to obtain zero phase delay between FBIN and CLKIN.
OE
42
I
Output enable. OE is the output enable for all outputs. When OE is low, all outputs are enabled. When OE
is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly
from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop;
therefore, when a high-to-low transition occurs at OE, enabling the output buffers, a stabilization time is
required before the PLL obtains phase lock.
SEL1, SEL0
51, 50
I
Output configuration select. SEL0 and SEL1 select the output configuration for each output bank
(e.g. 1
×, 1/2×, or 2×). (see Tables 1 and 2).
TEST
41
I
TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs
operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses
the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1 – 1Y3
2Y1 – 2Y3
3Y1 – 3Y3
2, 5, 8
12, 15, 18
22, 25, 28
O
Output ports. These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the
frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is
dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of
the Y output signals is nominally 50% independent of the duty cycle of CLKIN.
4Y1 – 4Y3
32, 35, 38
O
Output ports. 4Y1 – 4Y3 transmit one-half the frequency of the VCO regardless of the state of SEL1 and
SEL0. The relationship between the CLKIN frequency and the output frequency is dependent on the
frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50%
independent of the duty cycle of CLKIN.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC
– 0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1)
– 0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high state or power-off state,
VO (see Note 1)
– 0.5 V to VCC + 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state, IO
64 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0)
– 20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0)
– 50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum power dissipation at TA = 55°C (in still air) (see Note 2)
1.2 W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
–65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150
°C and a board trace length of 750 mils.
For more information, refer to the
Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data
Book, literature number SCBD002.


Número de pieza similar - CDC586PAH

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
CDC586PAH TI1-CDC586PAH Datasheet
305Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
CDC586PAHG4 TI1-CDC586PAHG4 Datasheet
305Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
CDC586PAHR TI1-CDC586PAHR Datasheet
305Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
CDC586PAHRG4 TI1-CDC586PAHRG4 Datasheet
305Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER
More results

Descripción similar - CDC586PAH

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
CDC536 TI-CDC536 Datasheet
170Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2536 TI-CDC2536 Datasheet
143Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586 TI-CDC2586 Datasheet
165Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBG4 TI1-CDC536DBG4 Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
SN54CDC586 TI1-SN54CDC586_07 Datasheet
152Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CDC586 TI-SN54CDC586 Datasheet
150Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com